	6,500 ns	7,000 ns	7,500 ns	8,000 ns	8,500 ns	9,000 ns	9,500 ns
🖫 enable_latch							
write_enable[0:0]				1			
🖫 reset_counter							
🖫 master_control							
🌓 reset_trigger							
🋂 inc							
谒 latch_pulse							
$ lap{1}{1}{1}{1}{1}{1}{1}{1}{1}{1}{1}{1}{1}{$							
a pulsein_demux_select[1:0				11			
a dp[7:0]	00000111	0000	1000		01001	X	00001010
datafrommcu[7:0]				00001000			
dout[7:0]	0	0000111	X	00001000	X	00001001	00001010
U complete							
🖟 trigger_status							
La clockout							
₹ dina[7:0]	00000111		0000		000010		00001010
addra[15:0]		0000000000000000)	000000000000000000000000000000000000000	. 0000000000	0000010 X	0000000000000011 \(\)0
enable_counter		000000000000000		000000000000000000000000000000000000000	000000000	2000010	000000000000011
addresscounteroutput[15		0000000000000000	/	000000000000000000000000000000000000000	0000000000	0000010	0000000000000011 \(\)0