Name:	

CIS 351 Sample M4 Problem

15 October 2025

<u>M4:</u>	Effects of Cache Parameters
iı	Suppose you have a cache configured such that the memory address is broken down into t tag bits, and o offset bits. If you were to double the cache size without changing the block size of a ssociativity, how would t , i , and o change?
(b) E	Explain your reasoning for each parameter above (index, offset, and tag).
(c) H	How does increasing the cache size affect the number of Cold cache misses? Explain your reasoning
(d) H	How does increasing the cache size affect the number of Conflict misses? Explain your reasoning.
(soluti	ion)