CIS 351 Sample SS5 Problem

15 October 2025

SS5: Single Cycle Design

It would be difficult to add a `swap_register` instruction to the MIPS CPU (i.e, an instruction that takes two registers and swaps their contents). What would be the main difficulty in adding this instruction?

Click here for solutions: `ss5_sample_solutions.pdf`