
## J2/(or 6 for rev. B) Connector with CPU GPIO Pins




Dimension: 16 x 11 mm or 6.25 x 4.50 inch

## J2 (Rev. D) or J6 (Rev. B) Connector with CPU GPIO Pins

Table 1. J2 Pin Assignment

P1.31 AD0.5	P1.31 <b>C</b> J2-20
P0.2	P0.2 <b>(</b> J2-21
P0.3	P0.3 <b>(</b> J2-22
P0.21	
P0.22	P0.22-RED_I FD_ <b>(</b> J2-24
P0.27	P0.27-I2C_SDA_ <b>《</b> J2-25
P0.28	P0.28-I2C_SCL_ <b>_(</b> J2-26
P2.13	P2.13 <b>C</b> J2-27

J2 connector with CPU GPIO Pin




Reference: SCH design Rev D.

Table 2. J2 Connectivity

CPU	J2	Description
P0.2	J2-21	GPIO output
P0.3	J2-22	GPIO input




SPDT switch for GPIO input testing



A Single Pole Double Throw (SPDT) switch is a switch that only has a single input and can connect to and switch between 2 outputs.

## GPIO (GPP) Output with SSR

SSR: Solid State Relay







SSR: Solid State Relay

# GPIO (GPP) Output SSR Application

SSR: Solid State Relay










## GPIO (GPP) Controller and SPRs

- 1. Definition of SPRs: Special purpose registers are those to perform init and config functions.
- 2. 32 bit each with unique address.
- 3. In IDE (software, e.g., eXpresso in this class), \*.h file with something looks like the following #define SPR 0x2000\_0000 map the CPU architecture to the arm gcc compiler

LPC\_GPI00->FI0DIR

LPC\_GPI00->FI0SET

LPC\_GPI00->FI0CLR



CPU Ref: pp. 9 datasheet

Pwr up address 0x0000 0000

Memory Map

## GPIO (GPP) SPRs

**GPIO SPRs** 

Reference: Chapter 9: LPC176x/5x General Purpose Input/Output (GPIO) Rev. 3.1 — 2 April 2014 User manual

```
LPC_GPI00->FI0DIR

LPC_GPI00->FI0SET

LPC_GPI00->FI0CLR
```

#### Background:

From CPU datasheet, GPIOs are configured using the following registers:

- 1. Power: always enabled.
- 2. Pins: See Section 8.3 for GPIO pins and their modes.
- 3. Wake-up: GPIO ports 0 and 2 can be used for wake-up if needed, see (Section 4.8.8).
- 4. Interrupts: Enable GPIO interrupts in IO0/2IntEnR (Table 115) or IO0/2IntEnF (Table 117). Interrupts are enabled in the NVIC using the appropriate Interrupt Set Enable register.

9.4 Pin description

P0[30:0] [1]; Type: Input/Output; Description: General purpose in/output.

From SCH pdf doc make connection from this GPP pin to physical connector pin out, e.g., J2-21, J2-22 etc.

Harry Li, Ph.D. SJSU CMPE 127

### **GPIO SPRs Description**

LPC\_GPI00->FIODIR

LPC GPI00->FIOSET

LPC\_GPI00->FIOCLR

Table 102. GPIO register map, from CPU data sheet pp133 FIODIR Fast GPIO Port Direction control register, controls the direction of each port pin

FIOSET Fast Port Output Set register using FIOMASK.
This register
R/W

controls the state of output pins. Writing 1s produces highs at the corresponding port pins. Writing 0s has no effect. Reading this register returns the current contents of the port output register. Only bits enabled by 0 in FIOMASK can be altered.

FIOCLR Fast Port Output Clear register using FIOMASK. This register WO controls the state of output pins. Writing 1s produces lows at the corresponding port pins. Writing 0s has no effect. Only bits enabled by 0 in FIOMASK can be altered.

## FIOxDIR Description

LPC GPI00->FIODIR

LPC GPI00->FI0SET

LPC\_GPI00->FIOCLR

Reference: CPU Datasheet, 9.5.1 GPIO port Direction register FIOxDIR (FIO0DIR to FIO4DIR- 0x2009 C000 to 0x2009 C080)

Table 104. Fast GPIO port Direction register FIO0DIR to FIO4DIR - addresses 0x2009 C000 to 0x2009 C080) bit description

#### FIO0DIR

(Compiler: LPC\_GPIO0->FIODIR)

Example: FIO0DIR Init & Config,

Set P0.2 output, "1" P0.3 input, "0"

Bit	Symbol	Value	Description
31:0 FIO0DIR FIO1DIR FIO2DIR FIO3DIR FIO4DIR		Fast GPIO Direction PORTx control bits. Bit 0 in FIOxDIR controls pin Px.0, bit 31 in FIOxDIR controls pin Px.31.	
		0	Controlled pin is input.
		1	Controlled pin is output.



 $LPC\_GPIOO -> FIODIR = 0x4;$ 

## \*.h Mapping the CPU Architecture

```
LPC_GPI00->FI0DIR

LPC_GPI00->FI0SET

LPC_GPI00->FI0CLR
```

Example: LPC1769.h Maps compiler to architecture

```
/*--General Purpose Input/Output (GPIO) --*/
typedef struct
  union {
      <u>IO</u> uint32 t FIODIR;
    struct {
        IO uint16 t FIODIRL;
        IO uint16 t FIODIRH;
    struct {
        IO uint8 t
                    FIODIRO:
        IO uint8 t
                    FIODIR1;
        IO uint8 t
                    FIODIR2;
        IO uint8 t
                     FIODIR3;
} LPC_GPIO_TypeDef;
```

```
LPC GPI00->FIODIR
```

LPC\_GPI00->FI0SET

LPC\_GPI00->FI0CLR

Example: LPC1769.h Maps compiler to memory map

```
Peripheral Memory Map
```

```
Peripheral memory map
Base addresses
#define LPC FLASH BASE
                         (0 \times 000000000UL)
#define IPC RAM RASE
                         (0 \times 100000000111
#define LPC GPIO BASE
                         (0x2009C000UL)
#detine LPC APBO BASE
                         ( 0×400000000UL )
#define LPC APB1 BASE
                         (0x40080000UL)
#define LPC AHB BASE
                         (0x50000000UL)
#define LPC CM3 BASE
                         (0 \times E0000000UL)
```

```
/* GPIOs */
#define LPC_GPIO0_BASE
#define LPC_GPIO1_BASE
#define LPC_GPIO2_BASE
#define LPC_GPIO3_BASE
```

#define LPC GPI04 BASE

2

```
(LPC_GPI0_BASE + 0x00000)
(LPC_GPI0_BASE + 0x00020)
(LPC_GPI0_BASE + 0x00040)
(LPC_GPI0_BASE + 0x00060)
(LPC_GPI0_BASE + 0x00080)
```

3

```
/******* Peripheral declaration ***********/
                              ((LPC SC TypeDef
                                                       ) LPC SC BASE
                              ((LPC GPIO TypeDef
                                                      *) LPC GPI00 BASE
#define LPC GPI00
#define LPC GPI01
                              ((LPC GPIO TypeDef
                                                      *) LPC GPI01 BASE
#define LPC GPI02
                              ((LPC GPIO TypeDef
                                                      *) LPC GPI02 BASE
#define LPC GPI03
                              ((LPC GPIO TypeDef
                                                      *) LPC GPI03 BASE
                                                      *) LPC GPI04 BASE
#define LPC GPI04
                              ((LPC GPIO TypeDef
```

## **GPIO** Init and Config

```
int main(void)
    // Force the counter to be
placed into memory
    volatile static int i = 0 :
    //Set pin 0.2 as output
GPIOinitOut(0,2);  //port number,
pın number
//Set pin 0.3 as output
GPIOinitOut(0,3);
setGPI0(0. 3):
clearGPIO(0, 2); //port number,
∖pin number
```

```
void GPIOinitOut(uint8_t portNum,
uint32_t pinNum)

{
  if (portNum == 0)
  {
   LPC_GPI00->FIODIR |= (1 <<
   pinNum);
  }
  else if (portNum == 1)
  {
   LPC_GPI01->FIODIR |= (1 <<
   pinNum);
}</pre>
```

```
void clearGPIO(uint8_t portNum, uint32_t
pinNum)
{
  if (portNum == 0)
  {
    LPC_GPI00->FIOCLR = (1 << pinNum);
    printf("Pin 0.%d has been cleared.\n",
    pinNum);
  }</pre>
```

```
void setGPIO(uint8_t portNum,
uint32_t pinNum)

{
  if (portNum == 0)
  {
    LPC_GPI00->FIOSET = (1 <<
    pinNum);    //1 as output
    printf("Pin 0.%d has been
    set.\n",pinNum);
}</pre>
```