A Convolution Neural Network Accelerator Design With Weight Mapping and Pipeline Optimization DAC - 2023











**Optimized** Pipeline

CMP 634 – Computer Architecture Kürşat Çakal



#### A Convolution Neural Network Accelerator Design with Weight Mapping and Pipeline Optimization

Lixia Han, Peng Huang\*, Zheng Zhou, Yiyang Chen, Xiaoyan Liu, Jinfeng Kang School of Integrated Circuits, Peking University Email: phwang@pku.edu.cn




Fig. 4. Overview of pipeline optimization design (a) baseline (intra-tile pipeline), (b) matrix-based mapping method, (c) decoupled access an xecution, (d) hybrid inter/intra-tile design.

#### BALANCED PIPELINE DESIGN


Evaluation

Intra-tile pipeline can effectively improve the throughput of CNN accelerators, but it suffers from unbalanced problems when taking buffer access delay into account. On the basis of he intra-tile pipeline, we propose a high-performance NVM-based CNN accelerator with a balanced pipeline design. which takes account of both CIM macro computing latency and ouffer access latency. In terms of three buffer access characteristics in Section II, we propose three optimization nethods to construct a well-balanced pipeline, as shown in ig.4. First, a matrix-based CNN mapping method is proposed o release the repeated access of IFMs. Second, decoupled ccess and execution is introduced to reduce the single-layer stency by overlapping access and computation in time. Third, a ybrid inter/intra-tile pipeline design is designed to balance the verall latency across CNN layers by assigning computing asks of the bottleneck layer to multiple tiles.

#### 3.2 Matrix-based mapping method

extract features by sliding on the 3D input feature map  $(C_{in}, F_i)$ which account for more than 90% of total computation[13] Therefore, the nvCIM accelerator is widely regarded as promising route in CNN hardware accelerators. The nvCIM architectures for CNN algorithms have been proposed in several works, e.g. ISAAC[14], PRIME[15], which achieve

In convolution layers, multiple 3D kernels ( $C_{out}$ ,  $C_{in}$ , k, k)



Blue, green and purple cubes represents the weights of the convolution kernels

These cubes extracts specific futures from IFM. Each kernel focus on extracting unique fe





Fig. 5. Convolution neural network mapping method, (a) nativ mapping method, (b) matrix-based mapping method.



delay across layers; 3) repeated IFMs access occurred by convolutional operation further magnified the unbalanced

propose a high-performance NVM-based CNN accelerator with a balanced pipeline, which both takes account of the CIM macro computing delay and buffer access delay.

### **Problem**

CNNs dominate modern AI applications, require intensive computation and memory usage (power, energy)

AI Accelerator is a **specialized computer system**; which targets to **optimize** computation and memory needs

- Cloud Computing (TPU, NPU, GPU)
- Internet of Things
- Sensor-Driven Tasks
- Robotics

Major problem is the **Latency** and **Efficiency** of current CNN Accelerators

- The buffer access amount is **huge** (14M IFMs/OFMs and 162M partial sums, VGG19 for CIM is 16Kbit)
- Repeated IFM (Input Feature Map) access by convolution operations cause buffer delays
- Computational and memory demands varias for different layers
  - Different for Shallow and Deep Layers in a CNN.

### **Literature Review**

Efficient VMM ability in **nvCIM** macros agrees with the requirements of the (CNN) algorithms.

Therefore, the **nvCIM** accelerator is widely regarded as a **promising** route in CNN hardware accelerators.

- •**ISAAC** ([14]): (422 Cite Paper, 43 Cite Patent, 20000+ Read, 2016)
  - Introduced raw pipelines for layer-parallel computation.
  - Achieved  $>10 \times -14 \times$  throughput improvement **but faced idle resources** in deeper layers.
- **•PRIME** ([15]): (1825 Cite Paper, 23 Cite Patent, 20000+ Read, 2016)
  - Achieved >100 TOPS throughput for nvCIM.
  - Struggles with layer imbalances and static pipelines.
- •Fully Hardware Implemented CNN Algorihms ([16, 17]): (1396 Cite 77000+ Access, 369 Cite, 97000+ Access)
  - Verified in principles and exhibited high energy efficiency by accuracy loses.
- •Intra-Tile Pipelines ([18, 19]): (70 Cite + 132 Cite, 10000 Read+)
  - Divided layers into tile, focused only on intra-layer balance, **ignoring inter-layer bottlenecks**.

### **Literature Review**

Existing nvCIM pipeline designs face critical challenges:


- Layer-Level Bottlenecks: shallow layers often stucks and take longer to process large IFMs, over deep layers.
- Hardware Utilization: Raw/Intra-tile Pipelines leave hardware resources idle in deeper layers due to their lower memory and computational demands.
- **Inconsistent Layer Demands**: The previous pipelines optimizes a single layer, but does not handle imbalances across layers. Varying parameters across CNN cause imbalances which reduce **throughput** and **scalability**.

CNN Operational Characteristics are miss-discussed which caused by buffer access of IFM/OFM, partial sums, load/writeback.


Authors address the **imbalanced hardware utilization** in previous methods and propose systematic approach.

### **Overview**

### **NVM-Based CIM Diagram**




### **Previous Pipeline Design**




Low throughput.


High latency due to dependent sequential operations.


Suffers from significant idle time between layers.





### **Pipeline Optimization Design**













### **Matrix-Based Mapping Method**



**Mapping in Raw & Intra-Tile Pipelines** 

**Mapping in Proposed Pipeline** 

### **Matrix-Based Mapping Method**



### **Matrix-Based Mapping Method**

#### **Native Mapping Method**

Each sliding 2×2×2 IFM slice is loaded once **per kernel** 

| IFM Size:          | 4x4x2    |
|--------------------|----------|
| Kernel Size:       | 2x2      |
| Number of Kernels: | 3        |
| Sliding Window:    | Stride 1 |

#### **Matrix-Based Method**

Each sliding 2×2×2 IFM slice is loaded once per sliding window

$$\begin{bmatrix} 17 & 18 & 19 & 20 \\ 21 & & & & \\ 25 & & & & \\ 29 & & & & \\ 9 & 10 & 11 & 12 \\ 13 & 14 & 15 & 16 \end{bmatrix}$$

IFM slice (C1) = 
$$\begin{bmatrix} 1 & 2 \\ 5 & 6 \end{bmatrix}$$
, IFM slice (C2) =  $\begin{bmatrix} 17 & 18 \\ 21 & 22 \end{bmatrix}$ 

$$(C1): \begin{bmatrix} \boxed{1} & \boxed{2} & 3 & 4 \\ \boxed{5} & .6 & 7 & 8 \\ 9 & 10 & 11 & 12 \\ 13 & 14 & 15 & 16 \end{bmatrix} (C2): \begin{bmatrix} \boxed{17} & \boxed{18} & 19 & 20 \\ \boxed{21} & .22 & 23 & 24 \\ 25 & 26 & 27 & 28 \\ 29 & 30 & 31 & 32 \end{bmatrix}$$

Kernel 1 (K1): 
$$\begin{bmatrix} 1 & 0 \\ -1 & 2 \end{bmatrix}$$
,  $\begin{bmatrix} 0 & 1 \\ 1 & -1 \end{bmatrix}$ 

Kernel 2 (K2): 
$$\begin{bmatrix} -1 & 1 \\ 0 & -2 \end{bmatrix}$$
,  $\begin{bmatrix} 2 & 0 \\ -1 & 1 \end{bmatrix}$ 

$$\text{Kernel 3 (K3)}: \begin{bmatrix} 0 & 1 \\ -1 & 1 \end{bmatrix}, \begin{bmatrix} 1 & -1 \\ 0 & 2 \end{bmatrix}$$

$$\begin{bmatrix} 17 & 18 & 19 & 20 \\ 21 & & & & \\ 25 & & 6 & 7 & 8 \\ 29 & & 10 & 11 & 12 \\ 13 & 14 & 15 & 16 \end{bmatrix}$$

Flattened slice = 
$$\begin{bmatrix} 1, 2, 5, 6, 17, 18, 21, 22 \end{bmatrix}$$

$$(W) = \begin{bmatrix} 1 & 0 & -1 & 2 & 0 & 1 & 1 & -1 \\ -1 & 1 & 0 & -2 & 2 & 0 & -1 & 1 \\ 0 & 1 & -1 & 1 & 1 & -1 & 0 & 2 \end{bmatrix}$$

Kernel 1: 2x2x2 loads

**Reuse** for Kernel 2-3

1 Slice: 8 loads

9 Slice: 72 loads

Kernel 1: 2x2x2 loads


**Repeat** for Kernel 2-3

1 Slice: 24 loads

9 Slice: 216 loads



### **Decoupled Access and Execution**



focus on instruction flow to reduce single layer latency by hiding buffer acces under computation

### **Decoupled Access and Execution**

| Parameter          | Number | Description                  |  |
|--------------------|--------|------------------------------|--|
| T <sub>load</sub>  | 2      | Input Load Time              |  |
| T <sub>write</sub> | 1      | Output WB Time               |  |
| $T_{exe}$          | 5      | Macro Execution Time         |  |
| $N_p$              | 4      | Number of Parallel CIM Macro |  |
| М                  | 8      | Number of Convolution Cycles |  |

<u>SAE</u> <u>DAE - CD</u>

$$T_{total} = (T_{load} + T_{write}) \cdot N_p + T_{exe} \cdot M$$

$$T_{total} = (T_{load} + T_{write}) \cdot M + (T_{load} + T_{write}) \cdot (N_p - 1)$$

$$T_{total} = (T_{load} + T_{write}) \cdot (N_p \cdot M + N_p - 1)$$

$$T_{total} = (T_{load} + T_{write}) \cdot (N_p \cdot M + N_p - 1)$$

$$T_{total} = (T_{load} + T_{write}) \cdot (N_p \cdot M + N_p - 1)$$

$$T_{total} = (T_{load} + T_{write}) \cdot (N_p \cdot M + N_p - 1)$$

$$T_{total} = (T_{load} + T_{write}) \cdot (N_p \cdot M + N_p - 1)$$

$$T_{total} = (T_{load} + T_{write}) \cdot (N_p \cdot M + N_p - 1)$$

$$T_{total} = (T_{load} + T_{write}) \cdot (N_p \cdot M + N_p - 1)$$

$$T_{total} = (T_{load} + T_{write}) \cdot (N_p \cdot M + N_p - 1)$$

$$T_{total} = (T_{load} + T_{write}) \cdot (N_p \cdot M + N_p - 1)$$

$$T_{total} = (T_{load} + T_{write}) \cdot (N_p \cdot M + N_p - 1)$$

$$T_{total} = (T_{load} + T_{write}) \cdot (N_p \cdot M + N_p - 1)$$

$$T_{total} = (T_{load} + T_{write}) \cdot (N_p \cdot M + N_p - 1)$$

$$T_{total} = (T_{load} + T_{write}) \cdot (N_p \cdot M + N_p - 1)$$

$$T_{total} = (T_{load} + T_{write}) \cdot (N_p \cdot M + N_p - 1)$$

$$T_{total} = (T_{load} + T_{write}) \cdot (N_p \cdot M + N_p - 1)$$

$$T_{total} = (T_{load} + T_{write}) \cdot (N_p \cdot M + N_p - 1)$$

$$T_{total} = (T_{load} + T_{write}) \cdot (N_p \cdot M + N_p - 1)$$

$$T_{total} = (T_{load} + T_{write}) \cdot (N_p \cdot M + N_p - 1)$$

$$T_{total} = (T_{load} + T_{write}) \cdot (N_p \cdot M + N_p - 1)$$

$$T_{total} = (T_{load} + T_{write}) \cdot (N_p \cdot M + N_p - 1)$$

$$T_{total} = (T_{load} + T_{write}) \cdot (N_p \cdot M + N_p - 1)$$

$$T_{total} = (T_{load} + T_{write}) \cdot (N_p \cdot M + N_p - 1)$$

$$T_{total} = (T_{load} + T_{write}) \cdot (N_p \cdot M + N_p - 1)$$

$$T_{total} = (T_{load} + T_{write}) \cdot (N_p \cdot M + N_p - 1)$$

$$T_{total} = (T_{load} + T_{write}) \cdot (N_p \cdot M + N_p - 1)$$

$$T_{total} = (T_{load} + T_{write}) \cdot (N_p \cdot M + N_p - 1)$$

$$T_{total} = (T_{load} + T_{write}) \cdot (N_p \cdot M + N_p - 1)$$

$$T_{total} = (T_{load} + T_{write}) \cdot (N_p \cdot M + N_p - 1)$$

$$T_{total} = (T_{load} + T_{write}) \cdot (N_p \cdot M + N_p - 1)$$


$$T_{total} = (T_{load} + T_{write}) \cdot (N_p \cdot M + N_p - 1)$$

| Formula | Description                              | Result<br>(Time Units) |
|---------|------------------------------------------|------------------------|
| 1       | Serial Execution (no overlap)            | 136                    |
| 2       | DA Execution Dominated (partial overlap) | 73                     |
| 3       | DA Access Dominated (partial overlap)    | 105                    |

| Case                                     | Formula                                                                         | Reduction<br>(Time Units) |
|------------------------------------------|---------------------------------------------------------------------------------|---------------------------|
| Serial Execution (no overlap)            | N/A                                                                             | N/A                       |
| DA Execution Dominated (partial overlap) | $(M-1) \cdot (N_p-1) \cdot (T_{load} + T_{write})$                              | 63                        |
| DA Access Dominated (partial overlap)    | $T_{\text{exe}} \cdot M - (N_p - 1) \cdot (T_{\text{load}} + T_{\text{write}})$ | 31                        |


DAE - BD

### **Hybrid Inter/Intra Tile**




### **Pipeline Optimization Design Summary**


#### (a) Intra-tile Pipeline



(b) Matrix-based mapping method



#### (d) Hybrid inter/intra-tile



- ✓ First to speed up computation of bottleneck layers.
- Suffers from unbalanced problems when taking buffer access delay into account.
- Requires weight duplication across PEs, increasing memory

- Minimizes buffer access delays reusing IFM slices
- ✓ **Reduces** redundant data movement
- ✓ Leverages local **reuse** of weights and inputs

✓ Enables **overlapping** of load, compute, and write-back.

(c) Decoupled access and execution

- ✓ Reduce total latency.
- ✓ **Hides memory access** under **computation** cycles.
- ✓ Scales better than serial methods for deeper CNNs and large IFMs.
- HW/SW complexity increases due to schedule and coordinate parallel stages.

- ✓ Balanced workload across tiles (inter-tile) and within tiles (intra-tile)
- **✓** Preventing Bottlenecks
- **✓ Reduce Idle States**
- ✓ High Throughput
- Suitable for Deep CNN with many layers and large feature maps
- May require complex scheduling to synchronize tile operations
- × **Hardware cost increases** due to managing-tile communication.

#### Algorithm1 to optimize pipeline scheme

```
Input: 1. DNN model C_{in}, C_{out}, k, k, F
2. Tile size S_{tile}, buffer buswidth BW, macro computing delay T_{exe}
for L = laver -- do
    \begin{bmatrix} H_L, W_L \end{bmatrix} = \begin{bmatrix} k_L \times C_{in}^L, & k_L \times C_{out}^L \end{bmatrix} 
 T_{min} = (T_{exe} + H_L / BW + C_{out}^L / BW) \times F_L \times F_L 
 \mathbf{for} \ l = layer -- \mathbf{do} 
         [H_{l}, W_{l}] = [k_{l} \times C_{in}^{l}, k_{l} \times C_{out}^{l}]
|T_{ld}^{l} = H_{l} / BW + C_{out}^{l} / BW
          T_l = (T_{exe} + T_{ld}^l) \times F_l \times F_l
          If T_l \leq T_{min} do
               N_i^l = ceil ((H_l \times W_l) / S_{tile})
           else do
               N_c = floor(F_1 / F_L)
               :N_t = floor (S_{tile} / (H_l \times W_l))
              N_p^l = N_t > 0? min(N_c^2, N_t) : 1
while N_p^l > 1 do
                     if T_{exe}^p > ((N_p^l - 1) \times T_{ld}^l) do

T_l = (T_{exe} + T_{ld}^l) \times F_l \times F_l / N_c^2 + (N_p^l - 1) \times T_{ld}^l
                       T_{l} = T_{ld}^{l} \times F_{l} \times F_{l} / N_{c}^{2} \times N_{p}^{l} + (N_{p}^{l} - 1) \times T_{ld}^{l}
                      if T_l > T_{min}
                      else do
               \vec{N}_i^{\uparrow i} = ceil (N_c^2/N_p^{\uparrow}) \times ceil ((H_l \times \overline{W_l})/S_{tile})
        = \min (P_{IA})
                                              Min Total Latency * Area Cost for Layer
```

#### **Operator Level**

- •Purpose: Optimize data mapping and reuse for matrix to minimize buffer access.
- •Key Optimization: Matrix-based weight mapping reduces redundant **IFM loading** and **maximizes local reuse** of data slices.


#### 2. Macro Level

- •Purpose: Latency optimization of a CIM macro for (L/W & Compute)
- •**Key Optimization**: Decoupled access and execution, overlap memory access with computation to hide access delays under execution.


#### 3. System Level


- \*Purpose: Balancing workload, multiple tiles to avoid bottlenecks
- •**Key Optimization**: Hybrid inter/intra-tile pipeline
  - Coordinate execution within a tile (intra-tile parallelism)
  - Coordinate execution across tiles (inter-tile pipeline)


## **Evaluation**




### **Evaluation**









# **Key Achievements and Contributions**

The study provides solutions to:

Latency bottlenecks due to sequential data access.
Redundant data loading and poor data reuse.
Imbalanced workloads across CIM macros.
Scalability issues with large CNN models.

### Key achievements by study:

**Reduced Pipeline Latency:** Faster processing by minimizing idle time and bottlenecks.

Improved Throughput: Higher number of inputs processed per second.

Energy Efficiency: Reduction in memory access overheads lowers power consumption.

**Hardware Scalability:** The method is adaptable to various hardware accelerators with different configurations (e.g., buffer size, number of cores).

Experiments shows that proposed pipeline achieves 3.7x, 7.5x and 3.5x throughut (ResNet18,VGG19, and ResNet34) over basepipelines

