Audio Prop	SPIO	4udio	Xbar 2C	NAC	Ids	Serial	Analog	PWM	Digital		Digital	MMc	Analog	Serial	SPI	CAN	2C Xbar	FlexIO	4udio GPIO	Vative	Prop	Audio
G GND					, ,,	U)			GND	On 5V	Vin	ш.		O)	<u> </u>		^				5V	
AD_B0_	03 1.3		17	RX	K2 CS1	RX1		1X1	0	000	GNE	,									G	G
AD_B0_	02 1.2		16	TX	K2 MISO1	TX1		1X0	1	O 3v O	3.3V	250mA m	ax								3V	3.3
S EMC_0	4 4.4	O2 1:4	6					4A2	2		23	4A1	A9			RX1		3:9	MCL1 1.2	5 AD_B1_09	CSI_D8	Α
M EMC_0	5 4.5	LR2 1:5	7					4B2	3		22	4A0	A8			TX1		3:08	1.2	4 AD_B1_08	CSI_D9	
A EMC_0	6 4.6 E	3CL2 1:6	8					2A0	4		21		A7	RX5				3:11	BCL1 1.2	7 AD_B1_11	CSI_D6	Α
A A-EN EMC_0	8 4.8	IN2 1:8	17					2A1	5		20		A6	TX5				3:10	LRC1 1.2	6 AD_B1_10	CSI_D7	Α
M-CS B0_10	2.10	O1D 2:10						2A2, Q41	6		19	Q30	A5	CTS3			SCL0	3:00	1.1	6 AD_B1_00	S	С
L-EN B1_01	2.17	O1A 2:17, 3:	<mark>17</mark> 15			RX2		1B3	7	~	18	Q31	A4				SDA0	3:01	1.1	7 AD_B1_01	S	С
B1_00	2.16	IN1 2:16, 3:	<mark>16 14</mark> sda	a0		TX2		1A3	8		17		А3	TX4			SDA1	3:06	1.2	2 AD_B1_06	CSI_VSYNC	;
B0_11	2.11	O1C 2:11						2B2,Q42	9	O' >	16		A2	RX4			SCL1	3:07	1.2	3 AD_B1_07	CSI_HSYNC	;
S B0_00	2.0	MQR 2:0			CS0			Q10	10	MIMXRT1062 DVJ6A	15	Q33	A1	RX3				3:03	SPDI 1.1	9 AD_B1_03		V
SM M/L B0_02	2.2	2:2		TX	K1 MOSIO	1		Q12	11	0N00X CTAB1912J	14	Q32	A0	TX3				3:02	SPDO 1.1	8 AD_B1_02		
SM M B0_01	2.1	MQL 2:1			MISO0	1		Q11	12	O CIABIBIES	13	Q20	LED		SCK0	rx1		2:03	2.0	B0_03	М	SM
									3.3V		GND											
AD_B0_	12 1.12		SC	L2		TX6	A10-1	1X2	24		41	G21	A17					3:5	1.2	1 AD_B1_05	CSI_MCLK	
AD_B0_	13 1.13		SD.	A2		RX6	A11-1	1X3	25		40		A16					3:4	1.2	0 AD_B1_04	CSI_PIXCLK	[
CSI_D3 AD_B1_	14 1.30	3:14			MOSI1		A12-2		26		39		A15-2		MISO1			3:13	1.2	9 AD_B1_13	CSI_D4	
CSI_D2 AD_B1_		3:15			SCK1		A13-2		27		38		A14-2		CS1-0			3:12	1.2	8 AD_B1_12	CSI_D5	
EMC_3						RX7		3B1	28	m/Of Prog GND Bat	37	2B3			CS0-1		17	2:19,3:19	2.1			
EMC_3						TX7		3A1	29	Pat ND ND	36	2A3			CS0-2		16	2:18,3:18	2.1			
EMC_3	7 3.23		23	RX	K3			G13	30		35			TX8				2:28,3:28	2.2	8 B1_12	CSI_PIXCLK	(
EMC_3	6 3.22		22	TX	K 3			G12	31		34			RX8		RX1		2:29,3:29	2.2		CSI_VSYNC	;
B0_12	2.12	O1B 2:12	10						32		33	2B0				TX1	9	1:7	MCL2 4.7	7 EMC_07		
SD_B0_0	2 2 1 5	DATA1	7		MISO2			1B1	42	SDIO Pins	47	1A2		TX5				B DATA2	3.16	SD B0 04		
SD_B0_0		DATA1	6		MOSI2			1A1	43			1B2		RX5			9	DATA2	3.10			
									GND			1A0			SCK2		SCL1	4 CMD	3.12			
SD_B0_0	1 3.13	CLK	5 SD.	A1	CS2			1B0	44				3.3V									
-																						
								454		Back Memory Chips	GND											
EMC_26	4.26	1	: <mark>12</mark>			RX1		1B1	52													
EMC_25	4.25					TX1		1A1	53		50			CTS8				1:14				
EMC_29	4.29	1	:15		MISO2			3A0	54		49				SCK2			1:10				
									3.3V	est.	51	3B3,Q23					SCL1		4.22	EMC_22		
						57/4		454	=0	200	GND											
EMC_26	4.26	1	: <mark>12</mark>			RX1		1B1	52					0700						=110 at		
EMC_25	4.25					TX1		1A1	53		50				MOSI2			1:14				
EMC_29	4.29	1	: <mark>15</mark>		MISO2			3A0	54		49				SCK2			1:10				
									3.3V		48	1B0		RX8					4.24	EMC_24		