Low-Level CUDA Optimization with PTX: A Deep Learning-Oriented Tutorial

Advanced GPU Programming Guide

March 24, 2025

Abstract

This tutorial provides a comprehensive introduction to Parallel Thread Execution (PTX), NVIDIA's low-level assembly-like language for GPU programming. Designed for developers familiar with CUDA C/C++ who want to achieve peak performance in deep learning work-loads, this guide walks through the fundamentals of PTX, how to write and optimize PTX code, and how to leverage GPU hardware features like Tensor Cores. We'll explore practical examples, case studies, and performance optimization techniques specific to deep learning applications. By understanding PTX, developers can gain deeper insights into GPU execution and unlock performance optimizations beyond what high-level languages provide.

Table of Contents

1	Intr	roduction to PTX and the CUDA Toolchain	5
	1.1	What is PTX?	5
	1.2	The Role of PTX in the CUDA Toolchain	5
	1.3	Why Learn PTX for Deep Learning?	6
2	Insp	pecting PTX from CUDA C/C++ Code	6
	2.1	Generating PTX from CUDA Source Code	6
	2.2	Extracting PTX from Compiled Code	7
	2.3	Example: Vector Addition Kernel	7
3	Wri	iting and Compiling PTX Directly	9
	3.1	Approaches to Writing PTX	9
		3.1.1 Inline PTX Assembly in CUDA C/C++	9
		•	10
			10
	3.2		11
			11
	3.3		11
		_	11
			12
4	PT	X Syntax and Key Constructs	12
	4.1	Module and Entry Point Directives	13
		4.1.1 Version and Target Directives	
		4.1.2 Kernel Entry Points	

	4.2	Registers and Type Qualifiers	14
		4.2.1 Register Declaration	14
		4.2.2 Register Types	14
			14
	4.3	Thread Indexes and Special Registers	15
		4.3.1 Common Thread Index Registers	15
		4.3.2 Using Thread Index Registers	15
		4.3.3 Additional Special Registers	15
	4.4		16
			16
		4.4.2 Vector Operations	16
			16
			17
			17
	4.5	1 9 1	17
			17
			18
			18
			18
			19
			19
		V	
5	Har	ds-On Example: PTX vs. CUDA C++ for a Matrix Multiply Kernel	2 0
	5.1	•	20
	5.2	*	20
	5.3	Optimized Matrix Multiply Using Shared Memory	21
	5.4	PTX Implementation of Tiled Matrix Multiply	22
	5.4		
	0.4	5.4.1 Shared Memory and Register Declarations	22
	0.4	5.4.1 Shared Memory and Register Declarations	
	0.4	5.4.1 Shared Memory and Register Declarations	22
	0.4	5.4.1 Shared Memory and Register Declarations	22 23
	5.5	5.4.1 Shared Memory and Register Declarations	22 23 23
		5.4.1 Shared Memory and Register Declarations	22 23 23 24
0	5.5 5.6	5.4.1 Shared Memory and Register Declarations	22 23 23 24 25 26
6	5.5 5.6 Usin	5.4.1 Shared Memory and Register Declarations	22 23 23 24 25 26
6	5.5 5.6 Usin 6.1	5.4.1 Shared Memory and Register Declarations	22 23 23 24 25 26 27
6	5.5 5.6 Usin	5.4.1 Shared Memory and Register Declarations	22 23 23 24 25 26 27 27
6	5.5 5.6 Usin 6.1	5.4.1 Shared Memory and Register Declarations	22 23 23 24 25 26 27 27 27
6	5.5 5.6 Usi 6.1 6.2	5.4.1 Shared Memory and Register Declarations 5.4.2 Loading Parameters and Computing Thread Indices 5.4.3 Initializing the Accumulator 5.4.4 Tile Loop Implementation Optimizing the Dot Product Computation Performance Considerations and Comparison ng Tensor Core Instructions (MMA) in PTX Introduction to Tensor Cores MMA Instructions in PTX 6.2.1 MMA Instruction Syntax 6.2.2 Warp-Level Collaboration	22 23 23 24 25 26 27 27 27 28
6	5.5 5.6 Usi 6.1 6.2	5.4.1 Shared Memory and Register Declarations 5.4.2 Loading Parameters and Computing Thread Indices 5.4.3 Initializing the Accumulator 5.4.4 Tile Loop Implementation Optimizing the Dot Product Computation Performance Considerations and Comparison Ing Tensor Core Instructions (MMA) in PTX Introduction to Tensor Cores MMA Instructions in PTX 6.2.1 MMA Instruction Syntax 6.2.2 Warp-Level Collaboration A Simplified Tensor Core Kernel Example	22 23 24 25 26 27 27 27 27 28 28
6	5.5 5.6 Usin 6.1 6.2	5.4.1 Shared Memory and Register Declarations 5.4.2 Loading Parameters and Computing Thread Indices 5.4.3 Initializing the Accumulator 5.4.4 Tile Loop Implementation Optimizing the Dot Product Computation Performance Considerations and Comparison Ing Tensor Core Instructions (MMA) in PTX Introduction to Tensor Cores MMA Instructions in PTX 6.2.1 MMA Instruction Syntax 6.2.2 Warp-Level Collaboration A Simplified Tensor Core Kernel Example Loading Matrix Fragments	22 23 23 24 25 26 27 27 27 28 28 28 29
6	5.5 5.6 Usin 6.1 6.2 6.3 6.4 6.5	5.4.1 Shared Memory and Register Declarations 5.4.2 Loading Parameters and Computing Thread Indices 5.4.3 Initializing the Accumulator 5.4.4 Tile Loop Implementation Optimizing the Dot Product Computation Performance Considerations and Comparison Ing Tensor Core Instructions (MMA) in PTX Introduction to Tensor Cores MMA Instructions in PTX 6.2.1 MMA Instruction Syntax 6.2.2 Warp-Level Collaboration A Simplified Tensor Core Kernel Example Loading Matrix Fragments Performance Considerations for Tensor Core Usage	22 23 24 25 26 27 27 27 27 28 28 29 29
6	5.5 5.6 Usin 6.1 6.2	5.4.1 Shared Memory and Register Declarations 5.4.2 Loading Parameters and Computing Thread Indices 5.4.3 Initializing the Accumulator 5.4.4 Tile Loop Implementation Optimizing the Dot Product Computation Performance Considerations and Comparison Ing Tensor Core Instructions (MMA) in PTX Introduction to Tensor Cores MMA Instructions in PTX 6.2.1 MMA Instruction Syntax 6.2.2 Warp-Level Collaboration A Simplified Tensor Core Kernel Example Loading Matrix Fragments Performance Considerations for Tensor Core Usage	22 23 23 24 25 26 27 27 27 28 28 28 29
6	5.5 5.6 Usi 6.1 6.2 6.3 6.4 6.5 6.6	5.4.1 Shared Memory and Register Declarations 5.4.2 Loading Parameters and Computing Thread Indices 5.4.3 Initializing the Accumulator 5.4.4 Tile Loop Implementation Optimizing the Dot Product Computation Performance Considerations and Comparison Ing Tensor Core Instructions (MMA) in PTX Introduction to Tensor Cores MMA Instructions in PTX 6.2.1 MMA Instruction Syntax 6.2.2 Warp-Level Collaboration A Simplified Tensor Core Kernel Example Loading Matrix Fragments Performance Considerations for Tensor Core Usage Tensor Cores in Deep Learning Workloads	22 23 24 25 26 27 27 27 27 28 28 29 29 30
	5.5 5.6 Usin 6.1 6.2 6.3 6.4 6.5 6.6 Too	5.4.1 Shared Memory and Register Declarations 5.4.2 Loading Parameters and Computing Thread Indices 5.4.3 Initializing the Accumulator 5.4.4 Tile Loop Implementation Optimizing the Dot Product Computation Performance Considerations and Comparison Ing Tensor Core Instructions (MMA) in PTX Introduction to Tensor Cores MMA Instructions in PTX 6.2.1 MMA Instruction Syntax 6.2.2 Warp-Level Collaboration A Simplified Tensor Core Kernel Example Loading Matrix Fragments Performance Considerations for Tensor Core Usage Tensor Cores in Deep Learning Workloads Is and Workflow for Debugging and Profiling PTX on Linux	22 23 24 25 26 27 27 27 28 28 29 29 30
	5.5 5.6 Usi 6.1 6.2 6.3 6.4 6.5 6.6	5.4.1 Shared Memory and Register Declarations 5.4.2 Loading Parameters and Computing Thread Indices 5.4.3 Initializing the Accumulator 5.4.4 Tile Loop Implementation Optimizing the Dot Product Computation Performance Considerations and Comparison Ing Tensor Core Instructions (MMA) in PTX Introduction to Tensor Cores MMA Instructions in PTX 6.2.1 MMA Instruction Syntax 6.2.2 Warp-Level Collaboration A Simplified Tensor Core Kernel Example Loading Matrix Fragments Performance Considerations for Tensor Core Usage Tensor Cores in Deep Learning Workloads Is and Workflow for Debugging and Profiling PTX on Linux CUDA Debugger (cuda-gdb)	22 23 24 25 26 27 27 27 27 28 28 29 29 30 30
	5.5 5.6 Usin 6.1 6.2 6.3 6.4 6.5 6.6 Too	5.4.1 Shared Memory and Register Declarations 5.4.2 Loading Parameters and Computing Thread Indices 5.4.3 Initializing the Accumulator 5.4.4 Tile Loop Implementation Optimizing the Dot Product Computation Performance Considerations and Comparison Ing Tensor Core Instructions (MMA) in PTX Introduction to Tensor Cores MMA Instructions in PTX 6.2.1 MMA Instruction Syntax 6.2.2 Warp-Level Collaboration A Simplified Tensor Core Kernel Example Loading Matrix Fragments Performance Considerations for Tensor Core Usage Tensor Cores in Deep Learning Workloads Is and Workflow for Debugging and Profiling PTX on Linux CUDA Debugger (cuda-gdb) 7.1.1 Basic Debugging with cuda-gdb	22 23 23 24 25 26 27 27 27 27 28 28 29 30 30 30
	5.5 5.6 Usin 6.1 6.2 6.3 6.4 6.5 6.6 Too 7.1	5.4.1 Shared Memory and Register Declarations 5.4.2 Loading Parameters and Computing Thread Indices 5.4.3 Initializing the Accumulator 5.4.4 Tile Loop Implementation Optimizing the Dot Product Computation Performance Considerations and Comparison Ing Tensor Core Instructions (MMA) in PTX Introduction to Tensor Cores MMA Instructions in PTX 6.2.1 MMA Instruction Syntax 6.2.2 Warp-Level Collaboration A Simplified Tensor Core Kernel Example Loading Matrix Fragments Performance Considerations for Tensor Core Usage Tensor Cores in Deep Learning Workloads Is and Workflow for Debugging and Profiling PTX on Linux CUDA Debugger (cuda-gdb) 7.1.1 Basic Debugging with cuda-gdb 7.1.2 PTX-Level Debugging	22 23 23 24 25 26 27 27 27 28 28 29 30 30 31
	5.5 5.6 Usin 6.1 6.2 6.3 6.4 6.5 6.6 Too	5.4.1 Shared Memory and Register Declarations 5.4.2 Loading Parameters and Computing Thread Indices 5.4.3 Initializing the Accumulator 5.4.4 Tile Loop Implementation Optimizing the Dot Product Computation Performance Considerations and Comparison Ing Tensor Core Instructions (MMA) in PTX Introduction to Tensor Cores MMA Instructions in PTX 6.2.1 MMA Instruction Syntax 6.2.2 Warp-Level Collaboration A Simplified Tensor Core Kernel Example Loading Matrix Fragments Performance Considerations for Tensor Core Usage Tensor Cores in Deep Learning Workloads Is and Workflow for Debugging and Profiling PTX on Linux CUDA Debugger (cuda-gdb) 7.1.1 Basic Debugging with cuda-gdb 7.1.2 PTX-Level Debugging NVIDIA Nsight Compute	22 23 23 24 25 26 27 27 27 28 29 30 30 31 31
	5.5 5.6 Usin 6.1 6.2 6.3 6.4 6.5 6.6 Too 7.1	5.4.1 Shared Memory and Register Declarations 5.4.2 Loading Parameters and Computing Thread Indices 5.4.3 Initializing the Accumulator 5.4.4 Tile Loop Implementation Optimizing the Dot Product Computation Performance Considerations and Comparison Ing Tensor Core Instructions (MMA) in PTX Introduction to Tensor Cores MMA Instructions in PTX 6.2.1 MMA Instruction Syntax 6.2.2 Warp-Level Collaboration A Simplified Tensor Core Kernel Example Loading Matrix Fragments Performance Considerations for Tensor Core Usage Tensor Cores in Deep Learning Workloads Is and Workflow for Debugging and Profiling PTX on Linux CUDA Debugger (cuda-gdb) 7.1.1 Basic Debugging with cuda-gdb 7.1.2 PTX-Level Debugging NVIDIA Nsight Compute 7.2.1 Using Nsight Compute CLI	22 23 23 24 25 26 27 27 27 28 28 29 30 30 31

	7.3	NVIDIA Nsight Systems	32
	7.4	Binary Utilities: cuobjdump and nvdisasm	32
		7.4.1 cuobjdump	33
		7.4.2 nvdisasm	33
	7.5	CUDA Compute Sanitizer	33
	7.6	A Practical Debugging and Optimization Workflow	33
8		t Practices for Writing Performant PTX	34
	8.1	Start with a Reference Implementation	34
	8.2	Memory Access Optimization	35
		8.2.1 Global Memory Coalescing	35
		8.2.2 Use Shared Memory for Data Reuse	35
	0.9	8.2.3 Minimize Bank Conflicts in Shared Memory	36
	8.3	Register Usage Optimization	36 36
		<u> </u>	36
		8.3.2 Avoid Register Spilling	36
	8.4	Instruction-Level Optimization	37
	0.4	8.4.1 Exploit Instruction-Level Parallelism (ILP)	37
		8.4.2 Utilize Special Math Instructions	37
		8.4.3 Loop Unrolling	38
	8.5	Warp-Level Optimization	38
	0.0	8.5.1 Minimize Warp Divergence	38
		8.5.2 Leverage Warp-Level Primitives	39
	8.6	Memory Hierarchy Management	39
		8.6.1 Use Texture Memory for Read-Only Data with Spatial Locality	39
		8.6.2 Leverage L2 Cache with Appropriate Hints	39
		8.6.3 Consider Asynchronous Memory Operations	40
	8.7	Architecture-Specific Optimizations	40
		8.7.1 Tensor Cores	40
		8.7.2 Newer Architecture Features	40
	8.8	Practical Optimization Strategy	40
9	Cas	e Studies: PTX Optimization for Deep Learning Kernels	41
•	9.1	Case Study 1: Fused Activation Functions	41
		9.1.1 The Challenge	41
		9.1.2 The PTX Solution	41
		9.1.3 Performance Impact	42
	9.2	Case Study 2: Custom Attention Mechanism	42
		9.2.1 The Challenge	42
		9.2.2 The PTX Solution	42
		9.2.3 Performance Impact	43
	9.3	Case Study 3: Quantized Tensor Core Operations	43
		9.3.1 The Challenge	43
		9.3.2 The PTX Solution	43
		9.3.3 Performance Impact	44
	9.4	Case Study 4: Custom Layer Normalization	44
		9.4.1 The Challenge	44
		9.4.2 The PTX Solution	44
		9.4.3 Performance Impact	45
	0.5	Lossons from Casa Studies	45

10 Tra	nsitioning from CUDA C++ to PTX	46
10.1	Conceptual Mapping	46
10.2	Thread and Block Indexing	46
10.3	Memory Access and Address Calculation	47
10.4	Shared Memory Usage	47
10.5	Control Flow	48
10.6	Predicated Execution vs. Branching	49
10.7	Common Pitfalls in Transition	50
	10.7.1 Register Management	50
	10.7.2 Memory Alignment	50
	10.7.3 Synchronization	51
	10.7.4 Literal Representation	51
10.8	The Transition Process	51
10.9	When to Use PTX vs. CUDA C++	51
11 Pra	actical Examples with Complete Code	52
11.1	Example 1: Vector Addition with PTX	52
	11.1.1 The PTX Kernel	52
	11.1.2 Host Code to Launch the PTX Kernel	53
	11.1.3 Compilation and Execution	55
11.2	Example 2: Element-wise ReLU Activation with Inline PTX	56
11.3	Example 3: Tensor Core Matrix Multiplication	57
	11.3.1 PTX Kernel for Tensor Core Matrix Multiplication	57
	11.3.2 Host Code Considerations	59
12 Cor	nclusion	60
12.1	Key Takeaways	60
	When to Use PTX	60
12.3	The Future of PTX and GPU Programming	61
12.4	Final Thoughts	61

1 Introduction to PTX and the CUDA Toolchain

Parallel Thread Execution (PTX) is NVIDIA's low-level assembly-like language that serves as the intermediate representation for CUDA GPU computing. Understanding PTX gives developers a deeper insight into how their code executes on the GPU and opens up opportunities for advanced optimizations that may not be possible with high-level CUDA C/C++ alone.

1.1 What is PTX?

PTX can be thought of as a virtual GPU assembly language—an intermediate representation that sits between your high-level CUDA code and the actual hardware instructions. When you compile a CUDA C/C++ program, the NVIDIA compiler (NVCC) first translates your device code into PTX, and then the PTX assembler (ptxas) converts that PTX into SASS (Streaming Assembly), which is the actual machine code for the specific GPU architecture [1].

This design provides several advantages:

- Forward Compatibility: PTX serves as a stable programming target that can be JIT-compiled by the GPU driver to run on newer hardware that didn't exist when the application was built [1].
- **Abstraction Layer**: PTX abstracts some hardware details while still providing low-level control over parallelism, memory operations, and synchronization.
- Optimization Opportunities: By inspecting or writing PTX directly, developers can implement optimizations that might be missed by the high-level compiler.

PTX is sometimes described as "CUDA's IR" (Intermediate Representation) [2]. Unlike pure machine code, PTX is somewhat higher-level—it supports symbolic registers, labels, and abstracts many hardware details. For example, a single PTX add.f32 instruction may map to different actual instructions depending on the GPU generation.

1.2 The Role of PTX in the CUDA Toolchain

The CUDA compilation process involves several steps, as illustrated in Figure ??:

- 1. The CUDA compiler (NVCC) separates host (CPU) code and device (GPU) code
- 2. The device code is compiled to PTX (an intermediate representation)
- 3. The PTX code is then assembled by ptxas into binary cubin code for a specific target GPU
- 4. Both PTX and cubin can be packaged into the final executable

At runtime, the CUDA driver can:

- Use the pre-compiled cubin if it matches the current GPU architecture
- Or just-in-time compile the embedded PTX if running on a newer GPU architecture

This approach ensures both performance (through pre-compiled binaries) and forward compatibility (through JIT compilation of PTX) [1].

Technical Note

PTX is human-readable text resembling assembly language. This makes it possible to inspect, modify, or even write PTX code from scratch, giving developers another level of control over GPU execution.

1.3 Why Learn PTX for Deep Learning?

For developers working on deep learning applications, understanding PTX can be valuable for several reasons:

- **Performance Optimization**: Deep learning is extremely performance-sensitive. By understanding or writing PTX, you can optimize critical kernels beyond what automatic compilation provides.
- Access to Hardware Features: Some specialized hardware features (like Tensor Cores) might be more directly or flexibly accessible through PTX than through high-level APIs.
- Custom Operations: When implementing custom neural network operations not supported by frameworks, low-level PTX knowledge can help maximize performance.
- **Debugging**: Understanding PTX helps diagnose performance issues by seeing what the compiler is actually doing with your high-level code.

In deep learning workloads, operations like matrix multiplication, convolutions, and custom fusion kernels are performance-critical. Knowledge of PTX enables fine-tuning these operations to get the most out of the GPU hardware.

Optimization Tip

While libraries like cuDNN and cuBLAS are highly optimized for common deep learning operations, custom operations or unique combinations of operations may benefit from hand-tuned PTX code. This is especially true for research implementations where standard libraries may not yet support new algorithmic innovations.

2 Inspecting PTX from CUDA C/C++ Code

Before diving into writing PTX from scratch, it's instructive to examine what PTX the compiler generates from simple CUDA kernels. This provides insight into PTX syntax and helps verify what high-level code actually translates to at the intermediate level.

2.1 Generating PTX from CUDA Source Code

NVIDIA provides straightforward tools to extract PTX from CUDA source code. The simplest approach is to use the -ptx flag with the NVCC compiler:

```
nvcc -ptx mykernel.cu -o mykernel.ptx
```

This command tells NVCC to compile the device code in mykernel.cu into a PTX file (without producing a full binary or executable). The resulting mykernel.ptx will be a text file that you can open in any editor to inspect the assembly-like instructions [4].

For more control, you can specify the compute capability of the target GPU using the -arch flag:

```
nvcc -ptx -arch=sm_80 mykernel.cu -o mykernel.ptx
```

This generates PTX specifically for compute capability 8.0 (NVIDIA Ampere architecture). Different compute capabilities may produce slightly different PTX due to hardware-specific optimizations and available features.

2.2 Extracting PTX from Compiled Code

If you have an already compiled executable or library that contains embedded PTX and cubin code, you can extract the PTX using the CUDA Binary Utilities:

```
cuobjdump -ptx myprogram
```

This will dump any PTX embedded in myprogram's CUDA binaries [5]. This approach is useful if you want to examine the PTX for kernels in pre-built applications or libraries, such as deep learning frameworks.

Additionally, you can use cuobjdump -sass to dump the SASS (machine code) for comparison:

```
cuobjdump -sass myprogram
```

Comparing PTX with SASS can reveal how the assembler transforms your intermediate code into actual hardware instructions.

2.3 Example: Vector Addition Kernel

Let's examine a simple vector addition kernel in CUDA C++ and its corresponding PTX to get a feel for the translation process.

Here's a standard CUDA C++ implementation of vector addition:

```
// CUDA C++ kernel (device code)
__global__ void vecAdd(const float* A, const float* B, float* C, 
int N) {
   int index = blockIdx.x * blockDim.x + threadIdx.x;
   if (index < N) {
       C[index] = A[index] + B[index];
   }
}</pre>
```

When compiled with nvcc -ptx, the resulting PTX for compute capability 8.0 would look something like this:

```
.visible .entry _Z6vecAddPKfS0_Pfi(
        .param .u64 _Z6vecAddPKfS0_Pfi_param_0,
2
        .param .u64 _Z6vecAddPKfS0_Pfi_param_1,
        .\,\mathtt{param}\ .\,\mathtt{u64}\ \mathtt{\_Z6vecAddPKfS0\_Pfi\_param\_2}\,,
4
        .param .u32 _Z6vecAddPKfS0_Pfi_param_3
6
   )
   {
7
        .reg .pred
                      %p<2>;
        .reg .f32
                      %f <4>;
9
                      %r<6>;
        .reg .b32
                      %rd<11>;
        .reg .b64
11
12
        ld.param.u64
                           %rd1, [_Z6vecAddPKfS0_Pfi_param_0];
                                                                        // load \leftarrow
13
           A pointer
                           %rd2, [_Z6vecAddPKfS0_Pfi_param_1];
                                                                        // load \leftarrow
        ld.param.u64
           B pointer
                           %rd3, [_Z6vecAddPKfS0_Pfi_param_2];
                                                                        // load \leftarrow
        ld.param.u64
            C pointer
```

```
ld.param.u32
                         %r2,
                                [_Z6vecAddPKfS0_Pfi_param_3];
16
          N value
       mov.u32
                  %r3, %tid.x;
                                        // threadIdx.x
18
       mov.u32
                  %r4, %ntid.x;
                                        // blockDim.x
19
                  %r5, %ctaid.x;
                                        // blockIdx.x
       mov.u32
20
       mad.lo.s32 %r1, %r5, %r4, %r3; // r1 = blockIdx.x * blockDim.\leftarrow
           x + threadIdx.x
       setp.ge.u32 %p1, %r1, %r2;
                                        // if r1 >= N, set predicate p1
23
       0%p1 bra
                   DONE;
                                       // if p1 (index >= N) is true, \hookleftarrow
24
           branch to DONE
       cvta.to.global.u64 %rd4, %rd1;
                                           // convert A pointer to \hookleftarrow
           global address
       mul.wide.u32
                      %rd5, %r1, 4;
                                           // rd5 = index * 4 (byte \leftarrow
27
           offset, float=4 bytes)
                  %rd6, %rd4, %rd5;
                                           // rd6 = A + index*4
       add.s64
       ld.global.f32 %f1, [%rd6];
                                           // f1 = A[index]
       cvta.to.global.u64 %rd7, %rd2;
                                           // convert B pointer
30
       add.s64
                  %rd8, %rd7, %rd5;
                                           // rd8 = B + index*4
31
                                           // f2 = B[index]
       ld.global.f32 %f2, [%rd8];
32
       add.f32 %f3, %f1, %f2;
                                           // f3 = f1 + f2
33
           addition)
       cvta.to.global.u64 %rd9, %rd3;
                                           // convert C pointer
34
       add.s64
                  %rd10, %rd9, %rd5;
                                           // rd10 = C + index*4
       st.global.f32 [%rd10], %f3;
                                           // C[index] = f3
36
37
   DONE:
38
       ret;
```

Let's analyze the key elements in this PTX code:

- Function Declaration: The .visible .entry directive defines a GPU kernel that can be called from host code. The mangled name _Z6vecAddPKfSO_Pfi corresponds to our vecAdd function with its parameter types.
- 2. Parameter Declarations: Parameters are declared with .param directives, specifying their types (.u64 for pointers, .u32 for integers).
- 3. Register Declarations: The .reg directives declare registers of various types to hold values during computation. For example, .reg .f32 %f<4>; declares four 32-bit floating-point registers.
- 4. Loading Parameters: The ld.param instructions load function parameters into registers.
- 5. Thread Index Calculation: The code uses special registers (%tid.x, %ntid.x, %ctaid.x) to compute the global thread index, mirroring our C++ formula blockIdx.x * blockDim.x + threadIdx.x.
- 6. Boundary Check: The setp.ge.u32 and @%p1 bra instructions implement the if (index < N) check from our C++ code.
- 7. Memory Access: PTX uses explicit memory operations (ld.global.f32, st.global.f32) for loading and storing data, with manual calculation of byte addresses.

8. **Arithmetic Operation**: The add.f32 instruction performs the actual addition of the two float values.

This example illustrates the verbosity of PTX compared to CUDA C++. The simple three-line body of our C++ kernel expands to over 20 lines of PTX, with explicit management of registers, memory addressing, and control flow.

Technical Note

PTX uses virtual registers (like %r1, %f3) instead of named high-level variables. It explicitly converts pointers and calculates byte offsets for memory accesses, showing what the CUDA compiler does behind the scenes.

By examining compiler-generated PTX for simple kernels, you can build a mental model of how common CUDA constructs translate to assembly form. This is valuable preparation for writing your own PTX code or modifying compiler output for optimization.

3 Writing and Compiling PTX Directly

With a foundational understanding of PTX from examining compiler output, we can now explore how to write and run our own PTX code. This section covers different approaches to incorporating hand-written PTX into your workflow and the tools used to compile and execute it.

3.1 Approaches to Writing PTX

There are three main ways to incorporate hand-written PTX into your CUDA applications:

3.1.1 Inline PTX Assembly in CUDA C/C++

For small PTX snippets or minor adjustments to compiler-generated code, you can use CUDA's inline assembly syntax:

```
1  __global__ void myKernel(float *data) {
2   int tid;
3   // Inline PTX to get thread ID
4   asm("{\n\tmov.u32 %0, %tid.x;\n}" : "=r"(tid));
6   // Rest of kernel in C++
7   data[tid] = tid * 3.14f;
8 }
```

This approach is convenient when you only need to optimize specific instructions while keeping most of the kernel in C++. NVIDIA provides documentation on inline PTX usage in their programming guide [6].

The syntax follows the GCC extended inline assembly format:

```
asm("assembly code" : outputs : inputs : clobbers);
```

Where:

- assembly code is the PTX instructions
- outputs specifies output operands

- inputs specifies input operands
- clobbers lists registers that might be modified

3.1.2 Writing Complete PTX Kernel Files

For more extensive control, you can write entire kernels in PTX. This involves creating a .ptx file containing the complete kernel implementation:

```
.version 8.0
  .target sm_80
2
  .address size 64
  .visible .entry myKernel(
5
       .param .u64 param0, // pointer parameter
6
                             // another pointer
       .param .u64 param1
7
8
       // PTX instructions for the kernel body
9
       // ...
       ret;
11
  }
```

A PTX source file typically starts with directives specifying:

- The PTX version (.version)
- Target architecture (.target)
- Address size (.address_size)

Then it declares one or more kernel functions using .visible .entry (for kernels callable from host code) or .func (for device functions callable from other device code).

3.1.3 Using NVRTC (Runtime Compilation)

NVIDIA Runtime Compilation (NVRTC) allows compiling CUDA C++ source or PTX code at runtime from strings in memory:

```
// Create NVRTC program
   nvrtcProgram prog;
2
  nvrtcCreateProgram(&prog, ptxSource, "kernel.ptx", 0, NULL, NULL) ←
3
  // Compile the PTX source
  nvrtcResult compileResult = nvrtcCompileProgram(prog, 0, NULL);
6
   // Get the compiled PTX
  size_t ptxSize;
9
  nvrtcGetPTXSize(prog, &ptxSize);
  char* compiledPtx = new char[ptxSize];
11
  nvrtcGetPTX(prog, compiledPtx);
13
  // Use the compiled PTX with the CUDA driver API
14
  // ...
```

This approach is powerful for dynamic code generation or meta-programming, commonly used in deep learning frameworks for JIT-compiling specialized kernels [7].

3.2 Compiling PTX Code

Once you've written a PTX file, you need to compile it into a form that can execute on the GPU. The main tool for this is NVIDIA's PTX assembler, ptxas.

3.2.1 Using ptxas

To compile PTX to a cubin (CUDA binary), use:

```
ptxas -arch=sm_80 -03 myKernel.ptx -o myKernel.cubin
```

This command assembles the PTX file for compute capability 8.0 (Ampere) with optimization level 3. The output is a binary file that can be loaded by the CUDA driver.

Adding the -v (verbose) flag provides useful information about resource usage:

```
ptxas -v -arch=sm_80 myKernel.ptx -o myKernel.cubin
```

This might output something like:

```
ptxas info : Used 32 registers, 0 bytes spill stores, 0 bytes \hookleftarrow spill loads, 48 bytes shared memory, 136 bytes cmem[0]
```

This information is valuable for performance tuning as it shows how many registers per thread your kernel uses, whether any register spills occurred (which hurt performance), and shared memory usage.

Optimization Tip

Always watch for register spills in the ptxas output. If you see "spill stores/loads" > 0, it means the kernel ran out of registers and had to use slower local memory. Try to restructure your code to reduce register pressure if this happens.

3.3 Running PTX Kernels

After compiling your PTX to a cubin, you need to load and execute it. There are two main approaches:

3.3.1 Using the CUDA Driver API

The CUDA Driver API allows loading PTX or cubin files at runtime and launching the kernels within them:

```
#include <cuda.h>
int main() {
    // Initialize CUDA
    cuInit(0);
    CUdevice device;
    CUcontext context;
    cuDeviceGet(&device, 0);
    cuCtxCreate(&context, 0, device);

// Load the PTX module
```

```
CUmodule module;
       cuModuleLoad(&module, "myKernel.cubin"); // or load PTX ←
13
           directly
14
       // Get function handle
       CUfunction kernel;
       cuModuleGetFunction(&kernel, module, "myKernel");
17
18
       // Set up kernel parameters
19
       void* args[] = { &d_input, &d_output, &size };
20
21
       // Launch the kernel
22
       cuLaunchKernel(
23
                              // kernel function
           kernel,
           gridDimX, gridDimY, gridDimZ, // grid dimensions
25
           blockDimX, blockDimY, blockDimZ,
                                               // block dimensions
26
           sharedMemBytes, // shared memory size
27
                              // CUDA stream
           stream,
           args,
                             // kernel arguments
                              // extra options
           NULL
30
       );
31
       // Clean up
33
       cuModuleUnload(module);
34
       cuCtxDestroy(context);
35
       return 0;
37
  }
38
```

This approach gives you complete control over loading and executing PTX code, making it suitable for applications that dynamically select or generate kernels [7].

3.3.2 Embedding in Host Code

For a more integrated approach, you can embed PTX or cubin into your application as a resource and link it with your host code. NVIDIA provides tools like fatbinary to create object files containing both host code and device code.

This is more complex but can be managed with build systems or CUDA's own mechanisms. The CUDA runtime API can then find and load these embedded kernels automatically.

Technical Note

The CUDA samples (e.g., vectorAddDrv) demonstrate loading a PTX module and launching a kernel via the Driver API. These examples are valuable references for understanding the mechanics of PTX execution [7].

4 PTX Syntax and Key Constructs

To effectively write or modify PTX code, you need to understand its syntax and the core constructs it uses to express GPU computation. This section covers the essential elements of PTX code, focusing on how to express thread parallelism, register usage, memory operations, and control flow.

4.1 Module and Entry Point Directives

PTX files begin with directives that set up the execution environment and specify the target hardware.

4.1.1 Version and Target Directives

These directives typically appear at the top of a PTX file:

```
.version 8.7 // PTX ISA version 8.7
.target sm_90 // target GPU architecture (Hopper GPUs)
.address_size 64 // 64-bit addressing
```

- .version Specifies the PTX ISA (Instruction Set Architecture) version. This defines the language features available in the PTX code.
- .target Indicates the GPU architecture family for which the PTX is being written. Examples include sm_70 for Volta, sm_80 for Ampere, and sm_90 for Hopper.
- .address_size Defines the size of memory addresses (typically 64 bits for modern GPUs).

The PTX version corresponds to the language capabilities and advances alongside the CUDA toolkit version. The target specifies which GPU generation's features you can use—if omitted or set to a generic compute_XY, the PTX might be more portable but could restrict access to certain hardware-specific instructions.

4.1.2 Kernel Entry Points

Kernel functions—those that can be launched from host code—are declared with the .entry directive:

The components of this declaration are:

- .visible Makes the entry point externally visible, allowing the host to find it by name.
- .entry Marks this as a kernel function (as opposed to a device function).
- kernelName The name of the kernel, used when launching it from host code.
- .param declarations List the parameters the kernel expects, with their types.

The parameters are declared with .param followed by a type qualifier (like .u64 for a 64-bit unsigned integer or pointer) and a name. Inside the function body, these parameters are accessible via ld.param instructions that load from the parameter space into registers.

Device functions (callable only from device code) use .func instead of .entry and can omit the .visible qualifier if they're only used internally.

4.2 Registers and Type Qualifiers

In PTX, all variables are held in registers, which must be explicitly declared and managed. Unlike high-level languages, there's no automatic stack or heap for local variables.

4.2.1 Register Declaration

Registers are declared using the .reg directive, specifying a type and either a name or a range:

```
.reg .f32 %f<4>; // 4 float registers: %f0, %f1, %f2, %f3
.reg .pred %p<2>; // 2 predicate (boolean) registers: %p0, %p1
.reg .b32 %rTemp; // one 32-bit register named rTemp
```

The first line creates four 32-bit floating-point registers named %f0 through %f3. The second creates two predicate registers (used for conditional execution). The third creates a single 32-bit register with a custom name.

When using registers in instructions, they are prefixed with % (e.g., %f0, %rTemp).

4.2.2 Register Types

PTX supports various register types to hold different kinds of data:

- .b32, .b64 Raw bits (32 or 64 bits), used for integers or pointers
- .s32, .s64 Signed integers (32 or 64 bits)
- .u32, .u64 Unsigned integers (32 or 64 bits)
- .f32, .f64 Floating-point values (32 or 64 bits)
- .pred Predicate (1-bit boolean value)
- Vector types like .v2.f32 Vectors of values (e.g., two f32 values treated as one unit)

Technical Note

Registers in PTX are virtual and don't directly correspond one-to-one with physical hardware registers [8]. The PTX-to-SASS compiler will allocate physical registers and may optimize by eliminating unused registers or merging ones that don't have overlapping lifetimes.

4.2.3 Register Usage Considerations

All registers declared in a PTX kernel are thread-local—each thread gets its own set. This has important performance implications:

- GPUs have a finite register file per Streaming Multiprocessor (SM). For example, a V100 GPU has 65,536 registers per SM [9].
- If each thread uses many registers, fewer threads can run concurrently on an SM, potentially reducing occupancy (the ratio of active warps to maximum possible warps).
- Lower occupancy can mean less ability to hide memory latency through thread switching, affecting performance.

When writing PTX, it's important to balance register usage against occupancy and other concerns. The ptxas -v output tells you how many registers your kernel uses per thread.

Optimization Tip

You can declare more registers than you actually need without penalty; the compiler will eliminate unused ones. What matters is how many are simultaneously "alive" in your code. Reusing registers for different purposes at different points in your kernel can help reduce register pressure.

4.3 Thread Indexes and Special Registers

In CUDA C++, built-in variables like threadIdx.x and blockIdx.x identify each thread's position. PTX provides these values through special registers with names like %tid.x and %ctaid.x.

4.3.1 Common Thread Index Registers

The main special registers for thread indexing are:

- %tid.x, %tid.y, %tid.z Thread index within its block (equivalent to threadIdx in CUDA C++)
- %ctaid.x, %ctaid.y, %ctaid.z Block index within the grid (equivalent to blockIdx)
- %ntid.x, %ntid.y, %ntid.z Block dimensions (equivalent to blockDim, i.e., number of threads per block in each dimension)
- %nctaid.x, %nctaid.y, %nctaid.z Grid dimensions (equivalent to gridDim, i.e., number of blocks in the grid)

4.3.2 Using Thread Index Registers

These special registers are read-only. To use their values in calculations, you typically move them into general-purpose registers first:

```
mov.u32 %r1, %tid.x; // Copy threadIdx.x to register r1
mov.u32 %r2, %ntid.x; // Copy blockDim.x to register r2
mov.u32 %r3, %ctaid.x; // Copy blockIdx.x to register r3

// Calculate global thread index: r4 = blockIdx.x * blockDim.x + 
threadIdx.x
mad.lo.s32 %r4, %r3, %r2, %r1;
```

Here, we use the mov.u32 instruction to copy the special register values into general registers, and then mad.lo.s32 (multiply-add) to compute the global thread index.

4.3.3 Additional Special Registers

PTX provides other special registers for advanced thread management:

- %laneid The thread's index within its warp (0-31), useful for warp-synchronous programming
- %warpid The warp's index within the block

- %nwarpid Number of warps per block
- %smid SM identifier executing the thread
- %lanemask_lt, %lanemask_le, etc. Masks for threads with lane IDs less than, less than or equal to, etc., the current thread

These are particularly useful for implementing warp-level optimizations, where threads in the same warp cooperate on a computation.

4.4 Arithmetic and Control Flow Instructions

PTX instructions use a relatively straightforward assembly-like syntax, with an opcode, type qualifiers, and operands.

4.4.1 Basic Arithmetic Instructions

Arithmetic operations in PTX specify the operation, data type, and operands:

```
add.f32 %f3, %f1, %f2; // f3 = f1 + f2 (float addition)
sub.s32 %r3, %r1, %r2; // r3 = r1 - r2 (signed int subtraction)
mul.f32 %f4, %f1, 2.5; // f4 = f1 * 2.5 (float multiplication ←
with immediate)
mad.f32 %f5, %f1, %f2, %f3; // f5 = f1 * f2 + f3 (fused multiply ←
-add)
```

The type suffix (e.g., .f32, .s32) specifies the data type the instruction operates on. This allows PTX to use the same opcode (e.g., add) for different data types, with the suffix distinguishing them.

4.4.2 Vector Operations

PTX supports vectorized operations for memory access and some arithmetic:

```
ld.global.v4.f32 {%f0, %f1, %f2, %f3}, [%rd1]; // Load 4 floats \hookleftarrow at once st.global.v2.f32 [%rd2], {%f0, %f1}; // Store 2 floats \hookleftarrow at once
```

Vector operations can improve memory bandwidth utilization and arithmetic throughput. However, they require proper alignment—for example, a v4.f32 load requires 16-byte alignment of the memory address.

4.4.3 Control Flow: Predicates and Branches

Unlike high-level languages with structured control flow (if/else, loops), PTX uses predicates and branches for control flow:

```
// Compute if r1 >= r2
setp.ge.u32 %p1, %r1, %r2; // Set predicate p1 true if r1 >= r2
0%p1 bra TARGET; // If p1 is true, branch to TARGET
// Fall through if p1 is false
// Code executed if r1 < r2
```

```
7 // ...

8 
9  TARGET:
10  // Code executed if r1 >= r2 (or after the above code)
```

The setp instruction sets a predicate register based on a comparison. The **@%p** prefix on an instruction makes it conditional, executing only if the predicate is true.

4.4.4 Predicated Execution

For short conditional code, PTX often uses predication instead of branches to avoid warp divergence:

```
setp.lt.f32 %p1, %f1, 0.0; // p1 = (f1 < 0.0)
@%p1 mov.f32 %f1, 0.0; // If p1, then f1 = 0.0
// (implements ReLU: max(f1, 0))
```

This conditional execution using **%p** can be more efficient than branching for short sequences, as it avoids potential warp divergence (where threads in a warp take different execution paths).

4.4.5 Implementing Loops

Loops in PTX are implemented with labels and branches:

```
// Initialize loop counter
  mov.u32 %r1, 0;
2
  LOOP START:
  // Loop body instructions
  // ...
5
6
  add.u32 %r1, %r1, 1;
                                     // Increment counter
  setp.lt.u32 %p1, %r1, %r2;
                                     // p1 = (r1 < r2)
8
  0%p1 bra LOOP_START;
                                      \ensuremath{//} If p1, go back to start
9
                                      // Otherwise, fall through
```

This pattern implements a basic for-loop that iterates from 0 to less than r2.

Warning

Writing complex control flow in PTX can be tricky. Modern GPU performance often benefits from minimizing divergent branches within a warp. When possible, use predication for short conditional code to avoid branch divergence overhead.

4.5 Memory Spaces and Instructions

NVIDIA GPUs have a hierarchy of memory spaces with different characteristics. PTX makes these explicit, requiring you to specify which memory space you're accessing with each load or store instruction.

4.5.1 Memory Space Overview

The main memory spaces in PTX correspond to the memory hierarchy in CUDA C++:

- Global memory (.global): The large but relatively slow GPU DRAM, accessible by all threads.
- Shared memory (.shared): Fast on-chip memory shared by threads in a block, used for communication and data reuse.
- Local memory (.local): Thread-private memory used for register spills or large local arrays, physically located in device memory (slow).
- Constant memory (.const): Read-only memory with a dedicated cache, optimized for broadcast access.
- Parameter memory (.param): Used for passing arguments to kernels and between functions.

4.5.2 Memory Access Instructions

Memory operations in PTX specify the memory space, data type, and addressing:

```
// Load a float from global memory
ld.global.f32 %f1, [%rd1];

// Store a 32-bit value to shared memory
st.shared.b32 [%rd2], %r1;

// Load from constant memory
ld.const.f32 %f2, [%rd3+4]; // Offset by 4 bytes

// Load a 64-bit parameter
ld.param.u64 %rd4, [param_ptr];
```

The general format is ld.<space>.<type> for loads and st.<space>.<type> for stores, where <space> is the memory space and <type> is the data type.

4.5.3 Declaring Static Memory

To use shared or constant memory, you need to declare it in the PTX code:

```
// Declare a 256-element array of 32-bit values in shared memory .shared .align 4 .b32 sharedArray[256];

// Declare a constant array .const .align 4 .b32 constArray[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 4 16};
```

The .align directive ensures proper alignment, which can be important for performance and correctness.

4.5.4 Memory Performance Considerations

The memory hierarchy in GPUs has significant performance implications:

Global memory is large but has high latency (hundreds of cycles for uncached access).
 Coalesced access (where threads in a warp access contiguous addresses) is crucial for performance.

- Shared memory is much faster (similar to registers if there are no bank conflicts) but limited in size (e.g., tens of KB per SM). It's key for data reuse among threads in a block.
- Constant memory is cached and optimized for situations where all threads read the same value (broadcast).
- Local memory uses the same physical storage as global memory and should be avoided if possible, as it indicates register spilling.

For deep learning kernels, which often process large arrays of data, effective use of the memory hierarchy can make an enormous difference in performance. A common pattern is to stage data in shared memory to reuse it and avoid redundant global memory accesses.

Technical Note

On modern GPUs, a global memory load that isn't in cache can take hundreds of clock cycles, while shared memory access can be as fast as register access under optimal conditions [3].

4.5.5 Memory Caching and Control

PTX gives some control over the caching behavior of global memory operations. For example:

```
// Cache at global level only
ld.global.cg.f32 %f1, [%rd1];

// Cache at all levels
ld.global.ca.f32 %f1, [%rd1];

// Specify cache line size (Ampere+)
ld.global.L2::128B.f32 %f1, [%rd1];
```

Advanced usage can include prefetch or asynchronous load instructions for overlapping memory transfer with computation. For instance, Ampere architecture introduced cp.async instructions to asynchronously copy from global to shared memory:

```
// Asynchronously copy 16 bytes from global to shared memory cp.async.ca.shared.global [%rd_shared], [%rd_global], 16;
```

Such features can greatly improve performance in memory-bound kernels but may require specific hardware support.

4.5.6 Synchronization

PTX provides various synchronization primitives to coordinate threads:

```
// Synchronize all threads in a block (equivalent to ←
    __syncthreads())
bar.sync 0;

// Memory fence for global memory operations
membar.gl;

// Memory fence for shared memory operations within a block
```

```
8 membar.cta;
```

The bar.sync instruction corresponds to CUDA's __syncthreads(), ensuring all threads in a block reach the barrier before any proceed. This is essential after writing to shared memory and before threads read each other's results.

Memory fences (membar) ensure memory operations complete in the specified order, which can be important for complex algorithms with data dependencies.

With these fundamentals—thread registers, basic arithmetic, memory operations, and synchronization—you can write complete GPU kernels in PTX. The next sections will apply these to practical examples, focusing on deep learning relevant computations.

5 Hands-On Example: PTX vs. CUDA C++ for a Matrix Multiply Kernel

To illustrate the process of developing and optimizing in PTX, let's implement a matrix multiplication kernel—a core operation in deep learning for computing fully-connected layer outputs, attention mechanisms, and other operations. We'll compare a straightforward CUDA C++ implementation with an optimized PTX version.

5.1 The Matrix Multiplication Problem

Matrix multiplication is a fundamental operation in deep learning. Given two matrices A and B, we want to compute their product $C = A \times B$.

For simplicity, let's consider the case where all matrices are square with dimensions $N \times N$. In matrix multiplication, each element C[i,j] is the dot product of row i from matrix A and column j from matrix B:

$$C[i,j] = \sum_{k=0}^{N-1} A[i,k] \times B[k,j]$$
 (1)

5.2 Naive CUDA C++ Implementation

First, let's look at a simple CUDA C++ implementation where each thread computes one element of the output matrix:

```
__global__ void matMul(const float* A, const float* B, float* C, \hookleftarrow
      int N) {
       // Calculate row and column indices for this thread
       int row = blockIdx.y * blockDim.y + threadIdx.y;
       int col = blockIdx.x * blockDim.x + threadIdx.x;
       // Check if within bounds
6
       if (row < N && col < N) {</pre>
           float sum = 0.0f;
           // Compute dot product of row from A and column from B
           for (int k = 0; k < N; ++k) {
               sum += A[row * N + k] * B[k * N + col];
14
           // Store result
           C[row * N + col] = sum;
       }
17
```

```
18 }
```

This kernel is conceptually simple: each thread (identified by its row and column) computes the dot product of the corresponding row from A and column from B.

However, the performance of this naive approach is poor for large matrices because:

- Each thread accesses global memory N times for A and N times for B, with no data reuse between threads.
- The memory access pattern for matrix B is not coalesced (threads in a warp access non-consecutive elements), leading to inefficient memory transactions.
- There's no exploitation of the memory hierarchy to reduce global memory traffic.

Optimization Tip

A key optimization principle in GPU programming is to minimize global memory accesses by reusing data through shared memory or registers. This is especially important for matrix multiplication, where each element of the input matrices is used multiple times.

5.3 Optimized Matrix Multiply Using Shared Memory

A well-optimized matrix multiply on GPU uses tiling with shared memory. The basic idea is:

- 1. Divide the computation into tiles (submatrices).
- 2. Each thread block loads tiles of A and B into shared memory.
- 3. Threads in the block compute partial sums using the data in shared memory.
- 4. The process repeats for all tiles needed to compute the final result.

This approach dramatically reduces global memory traffic because each element is loaded once from global memory into shared memory and then reused by multiple threads.

Here's how this would look in CUDA C++:

```
#define TILE_SIZE 16
   __global__ void matMulTiled(const float* A, const float* B, float↔
3
      * C, int N) {
       // Shared memory for tiles
       __shared__ float As[TILE_SIZE][TILE_SIZE];
       __shared__ float Bs[TILE_SIZE][TILE_SIZE];
6
       // Calculate row and column indices
       int row = blockIdx.y * TILE_SIZE + threadIdx.y;
       int col = blockIdx.x * TILE_SIZE + threadIdx.x;
11
       float sum = 0.0f;
13
       // Loop over tiles
14
       for (int t = 0; t < (N + TILE_SIZE - 1) / TILE_SIZE; ++t) {</pre>
           // Load tiles into shared memory
16
           if (row < N && t * TILE_SIZE + threadIdx.x < N)</pre>
17
```

```
As[threadIdx.y][threadIdx.x] = A[row * N + t *
18
                    TILE_SIZE + threadIdx.x];
            else
                As[threadIdx.y][threadIdx.x] = 0.0f;
20
21
            if (col < N && t * TILE_SIZE + threadIdx.y < N)</pre>
                Bs[threadIdx.y][threadIdx.x] = B[(t * TILE_SIZE + \leftarrow
                    threadIdx.y) * N + col];
            else
24
                Bs[threadIdx.y][threadIdx.x] = 0.0f;
26
            // Synchronize to ensure tiles are loaded
27
            __syncthreads();
28
29
            // Compute partial sum for this tile
30
            for (int k = 0; k < TILE_SIZE; ++k)</pre>
                sum += As[threadIdx.y][k] * Bs[k][threadIdx.x];
32
            }
33
            // Synchronize before loading next tiles
35
            __syncthreads();
36
       }
38
          Store result
39
          (row < N && col < N) {
40
            C[row * N + col] = sum;
       }
42
   }
43
```

This tiled approach significantly improves performance by:

- Reducing global memory accesses: Each element is loaded once from global memory and reused multiple times.
- Improving memory coalescing: When threads in a warp load data into shared memory, they access consecutive memory addresses.
- Exploiting data locality: Once data is in shared memory, access is much faster than global memory.

5.4 PTX Implementation of Tiled Matrix Multiply

Now, let's examine how we would implement a similar tiled matrix multiply directly in PTX. Rather than showing the entire kernel (which would be quite verbose), we'll focus on key sections with commentary.

5.4.1 Shared Memory and Register Declarations

At the start of the PTX kernel, we declare shared memory for the A and B tiles, and registers for computation:

```
.visible .entry matMulTiled(

.param .u64 A_ptr, // pointer to matrix A

.param .u64 B_ptr, // pointer to matrix B

.param .u64 C_ptr, // pointer to output matrix C

.param .u32 N_val // matrix dimension
```

```
) {
6
        // Register declarations
7
                                             // Predicate registers
        .reg .pred %p<2>;
        .reg .f32
                                             // Accumulator for result
9
                      %f_acc;
        .reg .f32
                      %f_a, %f_b;
                                             // Registers for A and B \leftarrow
           elements
        .reg .u32
                      %r_row, %r_col;
                                           // Row and column indices
11
                      %r_tid_x, %r_tid_y; // Thread indices
        .reg .u32
                      %r_bx, %r_by;
                                             // Block indices
        .reg .u32
13
        .reg .u32
                      %r_N, %r_k, %r_t;
                                             // Loop counters and matrix \leftarrow
14
           size
                      %rd_A, %rd_B, %rd_C; // Base pointers
        .reg .u64
        .reg .u64
                      \mbox{\em "rd\_Aaddr} , \mbox{\em "rd\_Baddr} , \mbox{\em "rd\_Caddr} ; // \mbox{\em Computed} \leftarrow
            addresses
17
        // Shared memory for tiles (16x16 tiles of f32 values)
18
        .shared .align 4 .b32 shmemA[16*16];
                                                     // 256 floats for A \hookleftarrow
19
            sub-matrix
        .shared .align 4 .b32 shmemB[16*16];
                                                     // 256 floats for B \hookleftarrow
           sub-matrix
21
        // ... (kernel code follows)
22
   }
23
```

5.4.2 Loading Parameters and Computing Thread Indices

Next, we load the kernel parameters and compute the global thread indices:

```
// Load parameters
       ld.param.u64 %rd_A, [A_ptr];
2
3
       ld.param.u64 %rd_B, [B_ptr];
       ld.param.u64 %rd_C, [C_ptr];
       ld.param.u32 %r_N, [N_val];
5
6
       // Compute thread and block indices
       mov.u32 %r_tid_x, %tid.x;
                                    // threadIdx.x
8
       mov.u32 %r_tid_y, %tid.y;
                                    // threadIdx.y
9
                                    // blockIdx.x
       mov.u32 %r_bx, %ctaid.x;
       mov.u32 %r_by, %ctaid.y;
                                    // blockIdx.y
11
       // Compute global row and column indices
13
       // row = blockIdx.y * 16 + threadIdx.y
14
       mul.lo.u32 %r_row, %r_by, 16;
15
       add.u32 %r_row, %r_row, %r_tid_y;
17
       // col = blockIdx.x * 16 + threadIdx.x
18
       mul.lo.u32 %r_col, %r_bx, 16;
19
       add.u32 %r_col, %r_col, %r_tid_x;
```

5.4.3 Initializing the Accumulator

Before the tile loop, we initialize the accumulator register to zero:

```
// Initialize accumulator to 0.0
```

```
mov.f32 %f_acc, 0f00000000; // Hex representation of 0.0f
```

5.4.4 Tile Loop Implementation

Now we implement the loop over tiles. For each tile, we: 1. Load a portion of A and B from global to shared memory 2. Synchronize threads 3. Compute the partial dot product 4. Synchronize again before the next iteration

Here's a simplified version of the loop:

```
// Initialize tile counter
       mov.u32 %r_t, 0;
2
   TILE_LOOP_START:
       // Compute the indices for this tile
       // ... (index calculation for A and B)
6
       // Load A element from global to shared memory
       // Check bounds: if row < N && t*16 + threadIdx.x < N
       setp.lt.u32 %p0, %r_row, %r_N;
                                         // row < N
       // ... (calculate index for t*16 + threadIdx.x)
       setp.lt.u32 %p1, %r_k_idx, %r_N;
                                           // t*16 + threadIdx.x < N
       and.pred %p0, %p0, %p1;
                                 // Both conditions true
14
       @!%p0 bra LOAD_A_ZERO; // If not in bounds, load 0
       // Calculate global memory address for A[row, t*16 + \leftarrow
17
           threadIdx.x]
          ... (address calculation)
       ld.global.f32 %f_a, [%rd_Aaddr];
       bra STORE_A_SHARED;
20
21
   LOAD_A_ZERO:
       mov.f32 %f_a, 0f00000000; // Load 0 if out of bounds
23
24
   STORE_A_SHARED:
25
       // Calculate shared memory index shmemA[threadIdx.y][\leftarrow
26
           threadIdx.x]
          ... (shared memory index calculation)
27
       st.shared.f32 [%rd_shAddrA], %f_a;
2.8
       // Similar logic for loading B into shared memory
30
       // ... (load B element)
31
32
       // Synchronize threads
33
       bar.sync 0;
34
35
       // Compute partial dot product for this tile
36
37
       // Initialize loop counter for k
       mov.u32 %r_k, 0;
38
39
   DOT_PRODUCT_LOOP:
       // Calculate shared memory indices for A[threadIdx.y][k] and \hookleftarrow
41
          B[k][threadIdx.x]
       // ... (index calculations)
42
       // Load from shared memory
44
```

```
ld.shared.f32 %f_a, [%rd_shA_k];
45
       ld.shared.f32 %f_b, [%rd_shB_k];
46
47
       // Multiply-accumulate: f_acc += f_a * f_b
48
       fma.rn.f32 %f_acc, %f_a, %f_b, %f_acc;
49
50
       // Increment k and check loop condition
51
       add.u32 %r_k, %r_k, 1;
       setp.lt.u32 %p0, %r_k, 16; // k < 16
53
       @%p0 bra DOT_PRODUCT_LOOP; // Jump back if k < 16</pre>
54
       // Synchronize before next tile
56
       bar.sync 0;
57
       // Increment tile counter and check if done
       add.u32 %r_t, %r_t, 1;
60
       // Calculate ceiling of N/16
61
       add.u32 %r_temp, %r_N, 15;
62
       div.u32 %r_num_tiles, %r_temp, 16;
63
       setp.lt.u32 %p0, %r_t, %r_num_tiles; // t < ceiling(N/16)</pre>
64
       @%p0 bra TILE_LOOP_START;
65
       // Store final result to global memory if in bounds
67
       setp.lt.u32 %p0, %r_row, %r_N;
                                         // row < N
68
69
       setp.lt.u32 %p1, %r_col, %r_N;
                                         // col < N
       and.pred %p0, %p0, %p1; // Both conditions true
       @!%p0 bra EXIT;
                        // Skip if out of bounds
71
72
       // Calculate global memory address for C[row, col]
       // ... (address calculation)
74
       st.global.f32 [%rd_Caddr], %f_acc;
75
  EXIT:
77
78
       ret;
  }
79
```

This PTX implementation is more verbose than the CUDA C++ version, but it illustrates how we explicitly manage:

- Thread indexing: Manually computing row and column indices from block and thread IDs
- Memory management: Explicit loads and stores between global and shared memory
- Control flow: Using predicates and branches to implement loops and conditionals
- Synchronization: Explicit barriers to coordinate threads

5.5 Optimizing the Dot Product Computation

In practice, to maximize performance, we might unroll the inner dot product loop to reduce loop overhead and enable instruction-level parallelism:

```
// Instead of a loop, manually unroll the 16 iterations
// For k=0
// Load from shared memory
ld.shared.f32 %f_a0, [%rd_shA_base + 0*4]; // A[ty][0]
```

```
ld.shared.f32 %f_b0, [%rd_shB_base + 0*64]; // B[0][tx]
       fma.rn.f32 %f_acc, %f_a0, %f_b0, %f_acc; // acc += A[ty][0] \leftarrow
6
           * B[0][tx]
       // For k=1
       ld.shared.f32 %f_a1, [%rd_shA_base + 1*4];
9
       ld.shared.f32 %f_b1, [%rd_shB_base + 1*64]; // B[1][tx]
       fma.rn.f32 %f acc, %f a1, %f b1, %f acc;
11
           * B[1][tx]
       // ... (repeat for k=2 through k=14)
14
       // For k=15
1.5
       ld.shared.f32 %f_a15, [%rd_shA_base + 15*4]; // A[ty][15]
       ld.shared.f32 %f_b15, [%rd_shB_base + 15*64]; // B[15][tx]
17
       fma.rn.f32 %f_acc, %f_a15, %f_b15, %f_acc;
18
          ][15] * B[15][tx]
```

This unrolling eliminates branch overhead and allows the hardware to better schedule instructions, potentially overlapping memory loads with computation.

5.6 Performance Considerations and Comparison

The PTX implementation offers several advantages over relying on the compiler to generate code from CUDA C++:

- **Fine-grained control**: We have explicit control over instruction scheduling and unrolling. We can ensure the loop is fully unrolled without any compiler-introduced conditionals.
- **Instruction interleaving**: We can manually interleave instructions to maximize instruction-level parallelism. For example, we could issue a load for the next iteration while the current multiply-add is happening.
- **Special instructions**: On newer GPUs, we can use specialized instructions like tensor core operations for matrix math, which might not be automatically used by the compiler.
- Custom tile sizes: We can tailor the kernel to specific matrix sizes or use custom tile sizes that the general compiler might not choose.

However, the PTX implementation is also:

- More verbose and harder to read
- More difficult to maintain
- More error-prone due to manual memory address calculations and synchronization

In practice, a good approach is to start with a high-level CUDA C++ implementation and use PTX only for the performance-critical sections or when you need specific hardware features.

Technical Note

When writing PTX, make sure to verify that your optimizations actually improve performance. The compiler is quite sophisticated and often generates good code for common patterns like matrix multiplication. Hand-optimized PTX is most beneficial for unusual access patterns or when leveraging hardware features not fully exposed by the compiler.

6 Using Tensor Core Instructions (MMA) in PTX

Modern NVIDIA GPUs (Volta and later) include specialized hardware units called Tensor Cores, which dramatically accelerate matrix multiplication operations. These units are particularly valuable for deep learning workloads, where matrix multiplication is a dominant computation. In this section, we'll explore how to leverage Tensor Cores directly through PTX.

6.1 Introduction to Tensor Cores

Tensor Cores are specialized matrix multiply-accumulate units designed to accelerate deep learning workloads. They provide hardware-accelerated matrix operations with significantly higher throughput than standard floating-point operations.

Key characteristics of Tensor Cores include:

- Perform matrix multiply-accumulate operations on small matrices (typically 4×4 or larger blocks)
- Support various precision formats, primarily:
 - FP16 (16-bit floating point) input with FP16 or FP32 accumulation
 - BF16 (brain floating point) in newer architectures
 - INT8/INT4 (8-bit/4-bit integer) for quantized operations
 - FP64 (64-bit floating point) in the latest architectures (Hopper)
- Deliver significantly higher FLOPS compared to standard FP32 operations (e.g., 8× higher theoretical throughput for FP16 on Ampere)

In CUDA C++, Tensor Cores can be accessed through high-level APIs like cuBLAS or through the WMMA (Warp Matrix Multiply Accumulate) API. With PTX, we can directly issue the matrix multiply-accumulate instructions that utilize Tensor Cores.

6.2 MMA Instructions in PTX

The primary PTX instruction for Tensor Core operations is mma.sync, which stands for Matrix Multiply Accumulate with synchronization. This instruction directs the warp to perform a collective matrix multiplication using Tensor Cores.

6.2.1 MMA Instruction Syntax

A typical mma.sync instruction might look like:

```
mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16
{%d0,%d1,%d2,%d3},
{%a0,%a1,%a2,%a3},
{%b0,%b1},
{%c0,%c1,%c2,%c3};
```

Let's break down the components of this instruction:

- mma.sync The base operation (matrix multiply-accumulate with warp synchronization)
- aligned Memory alignment requirement
- m16n8k16 Shape of the matrix operation:

- m16 16 rows in the output matrix (and in matrix A)
- n8 8 columns in the output matrix (and in matrix B)
- k16 Contraction dimension (columns of A, rows of B)
- row.col Layout of matrices A and B (A is row-major, B is column-major)
- f16.f16.f16.f16 Data types for A, B, C, and D matrices (all FP16 in this case)
- The register lists in curly braces are the matrices' "fragments":

- 6.2.2 Warp-Level Collaboration

An important concept with MMA operations is that they are warp-level operations. All 32 threads in a warp collaborate to perform the matrix multiplication, with each thread holding a portion of the input and output data.

When a thread issues an mma.sync instruction, it's actually directing the entire warp to perform a collective operation using the register fragments distributed across all threads. The "fragments" are not complete matrices in a single thread, but rather pieces of matrices distributed among the threads in specific patterns.

This is why MMA operations include "sync" in their name—they inherently synchronize the warp's execution.

6.3 A Simplified Tensor Core Kernel Example

Let's look at how we might structure a simple kernel that uses Tensor Cores through PTX. We'll focus on the core MMA operation rather than showing a complete kernel. Assume we want to multiply two half-precision matrices A and B and add to accumulator C, all in a blocked fashion suitable for Tensor Cores:

```
// In this example, we'll do a 16x16x16 MMA operation \hookleftarrow
      using Tensor Cores
  // First, we need to load the matrix fragments from \leftarrow
      memory
  // Registers for matrix fragments
  .reg .b32 %A<4>; // Matrix A fragment (16x16 half-←
      precision elements)
  .reg .b32 %B<4>;
                         // Matrix B fragment (16x16 half-\leftarrow
      precision elements)
   .reg .f32 %C<8>; // Accumulator (16x16 fp32 elements)
                         // Result (16x16 fp32 elements)
  .reg .f32 %D<8>;
8
10
  // Load matrix fragments (simplified - actual loading \leftarrow
      would involve shared memory)
  // ... loading code omitted for brevity
11
12
  // Initialize accumulator
13
  mov.f32 %CO, 0.0;
14
  mov.f32 %C1, 0.0;
15
  // ... and so on for C2-C7
16
17
  // Perform matrix multiplication using Tensor Cores
18
  // This performs D = A * B + C
19
  mma.sync.aligned.m16n8k16.row.col.f16.f16.f32.f32
20
21
       {%D0,%D1,%D2,%D3,%D4,%D5,%D6,%D7},
```

This is a simplified example—a complete kernel would include:

- * Code to load data from global memory into shared memory
- * Logic to arrange data in the correct layout for Tensor Cores
- * Code to distribute matrix fragments among threads in the warp
- * Loops to process larger matrices in tiles

6.4 Loading Matrix Fragments

A critical aspect of using Tensor Cores efficiently is properly loading the matrix fragments. This typically involves:

- 1. Loading data from global memory into shared memory in a coalesced pattern
- 2. Organizing data in shared memory to match the fragment layout expected by Tensor Cores
- 3. Transferring data from shared memory to registers in the correct arrangement Starting with Ampere GPUs, PTX provides specialized instructions to help with this process, such as ldmatrix:

```
// Load a 16x8 F16 matrix fragment from shared memory
ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%A0,%A1,%A2,%A3}
}, [%sharedMemAddr];
```

This instruction loads a matrix fragment from shared memory directly into the registers, handling the complex distribution of elements among threads in the warp automatically.

6.5 Performance Considerations for Tensor Core Usage

Using Tensor Cores effectively requires attention to several details:

- * Data alignment: Matrix dimensions and memory addresses often need to be aligned to specific boundaries.
- * **Data layout**: Matrices must be arranged in memory according to the expected layout (row-major, column-major).
- * **Precision requirements**: Different MMA operations support different precision formats, and not all operations are available on all GPU architectures.
- * Warp-level coordination: Since MMA operations involve the entire warp, all threads must participate and provide their portions of the input data.

Optimization Tip

Tensor Cores can provide enormous performance gains (often 5-10 \times or more) for matrix operations when used correctly. For deep learning workloads, which are dominated by matrix multiplications, this can translate to overall application speedups of 2-4 \times compared to using standard FP32 operations.

6.6 Tensor Cores in Deep Learning Workloads

The dramatic performance improvement offered by Tensor Cores makes them essential for high-performance deep learning. Common applications include:

- * General Matrix Multiplication (GEMM): The core operation in fully-connected layers, self-attention mechanisms, and many other neural network components.
- * Convolutions: Can be implemented as matrix multiplications using techniques like im2col, allowing them to benefit from Tensor Cores.
- * Custom fused operations: Combining matrix multiplication with other operations (activation functions, dropout, etc.) for better performance.

By writing custom PTX kernels that leverage Tensor Cores, developers can create highly optimized implementations of specific operations needed for their neural network architectures, potentially exceeding the performance of general-purpose libraries for specialized cases.

Technical Note

While writing Tensor Core kernels by hand is complex, libraries like CUTLASS (CUDA Templates for Linear Algebra Subroutines) provide building blocks that help developers create custom high-performance kernels without managing every detail manually. CUTLASS is often a good middle ground between using standard libraries and writing everything in PTX.

7 Tools and Workflow for Debugging and Profiling PTX on Linux

When working with low-level PTX code, robust debugging and profiling tools are essential. This section covers the key tools in the NVIDIA ecosystem for developing, debugging, and optimizing PTX code on Linux.

7.1 CUDA Debugger (cuda-gdb)

NVIDIA provides a specialized version of GDB for debugging CUDA applications, including PTX code.

7.1.1 Basic Debugging with cuda-gdb

To debug a CUDA application with cuda-gdb, you need to compile with debug information:

```
nvcc -g -G myprogram.cu -o myprogram
```

The '-g' flag adds host code debug info, while '-G' adds device debug info. Then launch the debugger:

```
cuda-gdb ./myprogram
```

Within cuda-gdb, you can set breakpoints in device code, inspect variables, and step through execution:

```
(cuda-gdb) break mykernel
(cuda-gdb) run
(cuda-gdb) info cuda threads # Show active CUDA threads
(cuda-gdb) cuda thread 1,0,0 # Switch to specific thread↔
(block 1, thread 0)
(cuda-gdb) print variable # Inspect a variable
(cuda-gdb) step # Execute next line
```

7.1.2 PTX-Level Debugging

For PTX-level debugging, you can use the 'set cuda ptx' command to control the disassembly mode:

```
(cuda-gdb) set cuda disassembly-flavor ptx
(cuda-gdb) disassemble # Shows PTX instructions
```

This allows you to step through individual PTX instructions and observe register values at each step.

Technical Note

Debugging hand-written PTX can be challenging if CUDA doesn't have source information mapping. In such cases, you may need to rely more on inspecting memory after kernel execution or using assertions within your code.

7.2 NVIDIA Nsight Compute

Nsight Compute is a powerful interactive kernel profiler that provides detailed performance metrics for CUDA kernels, making it an invaluable tool for optimizing PTX code.

7.2.1 Using Nsight Compute CLI

The command-line interface version of Nsight Compute (nv-nsight-cu-cli) is convenient for quick profiling:

```
nv-nsight-cu-cli --metrics gpc__cycles_elapsed, ←
sm__cycles_elapsed \
./myprogram
```

This collects specific metrics from all kernels in the application. You can also target a specific kernel:

```
nv-nsight-cu-cli --kernel-id ::myKernel:1 ./myprogram
```

7.2.2 Interactive Profiling with the GUI

The GUI version (nsight-compute) provides a more interactive experience:

```
nsight-compute ./myprogram
```

This launches the Nsight Compute GUI, which allows you to:

- * Run the application and collect detailed metrics
- * Explore performance bottlenecks through various analysis views
- * Compare performance across different kernel implementations
- * Examine PTX and SASS code alongside performance data

7.2.3 PTX/SASS Correlation

One of the most valuable features of Nsight Compute for PTX development is the **Source/PTX/SASS correlation view**. This view shows your source code (or PTX) alongside the compiled SASS instructions, with metrics for each line.

To use this feature:

1. Compile with lineinfo to preserve the mapping between source and assembly:

```
nvcc --keep --source-in-ptx -lineinfo myprogram.cu
```

- 2. Profile the application in Nsight Compute
- 3. Open the "Source" tab in the results
- 4. Select the desired view (Source, PTX, or SASS) and metrics

This view shows which instructions are causing stalls or executing inefficiently, helping you pinpoint exactly where to optimize your PTX code.

7.3 NVIDIA Nsight Systems

While Nsight Compute focuses on individual kernels, Nsight Systems provides a system-wide view of application performance, including CPU-GPU interaction, memory transfers, and kernel execution timeline.

```
nsys profile ./myprogram
```

This generates a report showing:

- * Timeline of CPU and GPU activities
- * Kernel launches and durations
- * Memory operations between host and device
- * CUDA API calls

Nsight Systems helps identify system-level bottlenecks, such as insufficient CPU-GPU parallelism or excessive memory transfers, which might impact the overall performance even if individual kernels are well-optimized.

7.4 Binary Utilities: cuobjdump and nvdisasm

NVIDIA provides binary utilities for examining PTX and SASS code directly from compiled binaries.

7.4.1 cuobjdump

The 'cuobjdump' tool extracts PTX or SASS from CUDA binaries:

```
cuobjdump -ptx myprogram # Extract PTX cuobjdump -sass myprogram # Extract SASS
```

This is useful for examining what's inside a pre-built application or library, or verifying that your PTX was assembled as expected.

7.4.2 nvdisasm

For more detailed analysis of cubin files, 'nvdisasm' provides control flow graphs and other information:

```
nvdisasm -c -g mykernel.cubin
```

The '-c' flag adds comments, while '-g' generates a control flow graph, making it easier to understand the structure of complex kernels.

7.5 CUDA Compute Sanitizer

The CUDA Compute Sanitizer (cuda-memcheck) helps detect memory errors and race conditions in CUDA applications, which is particularly valuable when writing low-level PTX code where such errors can be subtle.

```
cuda-memcheck ./myprogram
```

The sanitizer checks for issues like:

- * Out-of-bounds memory accesses
- * Uninitialized memory usage
- * Race conditions in shared memory
- * Misaligned memory accesses

Running with specific checkers can focus on particular issues:

```
cuda-memcheck --tool racecheck ./myprogram # Check for \hookleftarrow race conditions
```

Warning

When writing PTX directly, it's easy to make address calculation errors. Always run your code through Compute Sanitizer to catch memory issues early, as these can be difficult to debug otherwise.

7.6 A Practical Debugging and Optimization Workflow

Based on the tools described above, here's a recommended workflow for developing and optimizing PTX code:

1. Initial Development:

- * Write a reference implementation in CUDA C++ to establish correctness
- * Generate PTX from the CUDA code to use as a starting point
- * Modify the PTX with your optimizations

2. Compilation and Basic Testing:

- * Compile with 'ptxas -v' to check resource usage and catch errors
- * Write a test harness to launch the kernel and validate results
- * Compare output against the reference implementation

3. Correctness Validation:

- * Use cuda-memcheck to detect memory errors
- * Test edge cases and boundary conditions
- * Run with small inputs where you can manually verify results

4. Performance Analysis:

- * Profile with Nsight Compute to identify bottlenecks
- * Examine the Source/PTX/SASS view to see which instructions cause stalls
- * Check key metrics like achieved occupancy, memory throughput, and instruction mix

5. Optimization Iteration:

- * Modify the PTX based on profiling insights
- * Recompile and verify correctness is maintained
- * Profile again to confirm improvements

6. System Integration:

- * Integrate the optimized kernel into your application
- * Use Nsight Systems to ensure it works well in the full system context
- * Test with realistic workloads and data sizes

Optimization Tip

When optimizing PTX, focus on one issue at a time and measure the impact of each change. Performance tuning is often counterintuitive—what seems like an improvement might have unexpected effects due to complex interactions in the GPU pipeline.

8 Best Practices for Writing Performant PTX

Writing efficient PTX code requires understanding GPU architecture and adhering to best practices. This section provides guidelines for maximizing performance when writing PTX kernels, particularly for deep learning workloads.

8.1 Start with a Reference Implementation

Before diving into PTX coding, it's valuable to have a working high-level implementation:

- * Begin with a CUDA C++ version to establish correctness and serve as a baseline
- * Generate PTX from this implementation to understand the compiler's approach
- * Identify portions that could benefit from manual optimization

This way, you can focus your PTX optimization efforts on the most critical parts while having a correct reference to validate against.

8.2 Memory Access Optimization

Memory performance is often the primary bottleneck in GPU kernels, especially for data-intensive deep learning workloads.

8.2.1 Global Memory Coalescing

Ensure that threads in a warp access contiguous memory addresses to maximize memory transaction efficiency:

```
Good: Consecutive threads access consecutive addresses
  // Thread 0 accesses address base+0
  // Thread 1 accesses address base+4
  // etc.
  mov.u32 %r1, %tid.x;
5
  mul.wide.u32 %rd2, %r1, 4;
                               // 4 bytes per float
  add.u64 %rd3, %rd_base, %rd2;
  ld.global.f32 %f1, [%rd3];
  // Bad: Strided access pattern
  // Thread 0 accesses address base+0
11
  // Thread 1 accesses address base+stride
  // etc.
13
  mov.u32 %r1, %tid.x;
14
mul.wide.u32 %rd2, %r1, %stride;
16 add.u64 %rd3, %rd_base, %rd2;
  ld.global.f32 %f1, [%rd3];
```

8.2.2 Use Shared Memory for Data Reuse

Shared memory is much faster than global memory for data that will be accessed multiple times:

```
// Declare shared memory
  .shared .align 4 .b32 sharedData[256];
3
  // Load from global to shared (coalesced access)
  // ... compute shared memory address
  ld.global.f32 %f1, [%rd global];
  st.shared.f32 [%rd_shared], %f1;
  // Synchronize
9
  bar.sync 0;
10
  // Now multiple threads can reuse this data from shared \hookleftarrow
12
  // ... compute shared addresses for different access \leftarrow
13
      patterns
  ld.shared.f32 %f2, [%rd_shared_access1];
  ld.shared.f32 %f3, [%rd_shared_access2];
```

This is especially important for operations like convolutions and matrix multiplications, where each input element is used in multiple output calculations.

8.2.3 Minimize Bank Conflicts in Shared Memory

Shared memory is divided into banks (typically 32 banks on modern GPUs). If multiple threads in a warp access the same bank, those accesses are serialized, reducing performance.

Common techniques to avoid bank conflicts include:

- * Padding arrays (adding an extra element between rows)
- * Using transposition during loads to change access patterns
- * Carefully designing data layouts to ensure threads access different banks

```
// Example: Padding to avoid bank conflicts
// Instead of a 32x32 array, use 33x32 with one element 
of padding per row
.shared .align 4 .b32 sharedData[33*32];

// When accessing row i, column j:
// Address = i*33 + j instead of i*32 + j
```

8.3 Register Usage Optimization

Registers are the fastest storage on the GPU, but they are a limited resource that affects occupancy (how many warps can run concurrently on an SM).

8.3.1 Monitor Register Count

Use 'ptxas -v' to track how many registers your kernel uses:

```
ptxas -v mykernel.ptx

2 # Output: ptxas info: Used 32 registers, 0 bytes spill ←

stores...
```

The register count directly impacts how many warps can run concurrently on each SM. Lower register usage generally allows higher occupancy, which can help hide memory and instruction latency.

8.3.2 Avoid Register Spilling

If your kernel uses more registers than available per thread, the excess variables "spill" to local memory (which is much slower):

- * Look for 'spill stores' and 'spill loads' in the 'ptxas' output
- * If spills occur, try to reduce the number of live variables or restructure the code
- * Consider reusing registers when variables are no longer needed

8.3.3 Register Pressure vs. Recomputation

Sometimes it's better to recompute a value than to store it in a register, especially if register pressure is high:

```
// High register pressure: store result
```

```
mul.f32 %f1, %f2, %f3;

// ... many instructions later
add.f32 %f4, %f1, %f5;

// Alternative: recompute when needed
mul.f32 %f1, %f2, %f3;
// ... many instructions later
mul.f32 %f1, %f2, %f3; // Recompute instead of storing
add.f32 %f4, %f1, %f5;
```

The optimal approach depends on the specific kernel and hardware. Profile both approaches to determine which is faster.

8.4 Instruction-Level Optimization

Fine-tuning the instruction sequence can further improve performance.

8.4.1 Exploit Instruction-Level Parallelism (ILP)

Modern GPUs can execute multiple independent instructions in parallel. Interleave independent operations to keep more execution units busy:

```
// Poor ILP: Serial dependent operations
  ld.global.f32 %f1, [%rd1];
  add.f32 %f2, %f1, %f0;
  mul.f32 %f3, %f2, %f0;
  st.global.f32 [%rd2], %f3;
  // Better ILP: Interleaved independent operations
7
                               // Load first element
  ld.global.f32 %f1, [%rd1];
8
  ld.global.f32 %f4, [%rd3];
                                    // Start independent load
                                    // Process first element
10 add.f32 %f2, %f1, %f0;
11 ld.global.f32 %f5, [%rd4];
                                    // Start another \hookleftarrow
      independent load
  mul.f32 %f3, %f2, %f0;
                                    // Continue processing \hookleftarrow
12
      first element
                                     // Start processing \hookleftarrow
13
  add.f32 %f6, %f4, %f0;
      second element
  st.global.f32 [%rd2], %f3;
                                    // Store first result
  mul.f32 %f7, %f6, %f0;
                                     // Continue processing \hookleftarrow
      second element
```

By interleaving operations from independent streams of computation, the GPU can hide latency and keep more execution units busy.

8.4.2 Utilize Special Math Instructions

PTX offers various specialized math instructions that can be faster than standard sequences:

```
// Use fused multiply-add instead of separate operations
fma.rn.f32 %f3, %f1, %f2, %f4; // f3 = f1 * f2 + f4 (
single instruction)
```

```
// Use fast approximations when appropriate
rcp.approx.f32 %f2, %f1; // Approximate ←
reciprocal (1/x)
sqrt.approx.f32 %f2, %f1; // Approximate square ←
root
```

The 'approx' variants trade some precision for speed, which is often acceptable in deep learning where exact values are less critical.

8.4.3 Loop Unrolling

Manually unroll loops to reduce branch overhead and increase instruction-level parallelism:

```
// Original loop
      mov.u32 %r1, 0;
                                 // Initialize counter
  LOOP:
      // ... loop body instructions
      6
                                // Branch back if not \hookleftarrow
      0%p1 bra LOOP;
         done
  // Unrolled version (no loop overhead)
9
      // ... loop body instructions for iteration 0
      // ... loop body instructions for iteration 1
11
      // ... loop body instructions for iteration 2
      // ... loop body instructions for iteration 3
```

Unrolling is particularly effective for small, fixed-size loops with few dependencies between iterations.

8.5 Warp-Level Optimization

Understanding warp execution can lead to significant performance improvements.

8.5.1 Minimize Warp Divergence

When threads within a warp take different execution paths, the warp executes all paths serially, reducing efficiency:

```
// Potential divergence if condition varies within a warp setp.lt.f32 %p1, %f1, %f2; @%p1 bra PATH_A; // Path B instructions bra DONE; PATH_A: // Path A instructions DONE:
```

Instead, use predicated execution for short sequences:

```
// Predicated execution (all threads execute both paths, ← but only

// affected by instructions where their predicate is true←
)

setp.lt.f32 %p1, %f1, %f2;

@%p1 add.f32 %f3, %f1, %f2;

@!%p1 sub.f32 %f3, %f1, %f2;
```

8.5.2 Leverage Warp-Level Primitives

Modern PTX includes powerful warp-level operations:

```
// Shuffle: Exchange register values within a warp shfl.sync.idx.b32 %r2, %r1, %r_src_lane, 0x1f;

// Vote: Thread cooperation within a warp vote.sync.all.pred %p1, %p0, 0xffffffff;

// Match: Find lanes with matching values match.sync.all.b32 %r2, %r1, 0xfffffffff;
```

These operations enable efficient communication without using shared memory, which is valuable for algorithms like reductions, scans, and prefix sums.

8.6 Memory Hierarchy Management

Strategic use of the memory hierarchy is crucial for peak performance.

8.6.1 Use Texture Memory for Read-Only Data with Spatial Locality

Texture memory provides caching optimized for 2D spatial locality, which can be beneficial for operations like convolutions:

```
// Texture load example tex.2d.v4.f32.f32 {%f1, %f2, %f3, %f4}, [%tex_reference, \( \lefta \) {%f5, %f6}];
```

Though texture usage in PTX is complex, it can provide significant benefits for certain access patterns.

8.6.2 Leverage L2 Cache with Appropriate Hints

Modern NVIDIA GPUs have a large L2 cache shared by all SMs. You can use cache modifiers to influence caching behavior:

```
// Cache in L2 only
ld.global.cg.f32 %f1, [%rd1];

// Cache at all levels
ld.global.ca.f32 %f1, [%rd1];

// Do not cache (useful for one-time reads)
```

```
8 ld.global.nc.f32 %f1, [%rd1];
```

8.6.3 Consider Asynchronous Memory Operations

On Ampere and newer architectures, asynchronous copy operations can overlap data movement with computation:

```
// Asynchronous copy from global to shared memory cp.async.cg.shared.global [%rd_shared], [%rd_global], 16;

// Continue computing while the copy happens

// Synchronize to ensure copy completion cp.async.commit_group; cp.async.wait_group 0;
```

This technique is particularly powerful for operations with regular memory access patterns like matrix multiplication.

8.7 Architecture-Specific Optimizations

Different GPU architectures have unique features worth exploiting.

8.7.1 Tensor Cores

As discussed in the previous section, Tensor Cores offer massive speedups for matrix operations. Ensure your workloads can leverage them when appropriate:

- * Use supported data types (typically FP16/BF16 input)
- st Ensure matrix dimensions are compatible with Tensor Core tile sizes
- * Use appropriate memory layouts for maximal throughput

8.7.2 Newer Architecture Features

Stay informed about features in the latest GPU architectures:

- * Hopper GPUs introduced Tensor Memory Accelerator (TMA) for asynchronous tensor transfers
- * Newer architectures often have improved shared memory bandwidth and latency
- * Check NVIDIA's developer blogs and documentation for PTX updates that expose new hardware capabilities

8.8 Practical Optimization Strategy

With so many potential optimizations, it's important to have a systematic approach:

- 1. **Identify the bottleneck**: Use Nsight Compute to determine if your kernel is memory-bound, compute-bound, or latency-bound.
- 2. Address the primary limitation first:
 - * For memory-bound kernels: Focus on access patterns, shared memory usage, and caching.

- * For compute-bound kernels: Look at instruction selection, ILP, and special hardware units like Tensor Cores.
- * For latency-bound kernels: Consider increasing parallelism, reducing synchronization, or overlapping communication with computation.
- 3. Measure the impact of each change before moving to the next optimization.
- 4. Balance competing concerns: Sometimes improving one aspect (e.g., reducing register usage) negatively impacts another (e.g., requiring more recomputation).

Optimization Tip

Remember that PTX optimization is an iterative process. Don't try to apply all optimizations at once. Make incremental changes, measure their impact, and build on what works for your specific workload.

Warning

Even when writing PTX, NVIDIA's hardware-specific optimizations can sometimes do better than manual approaches. If your hand-tuned PTX performs worse than CUDA C++, don't hesitate to revert to the compiler-generated version.

9 Case Studies: PTX Optimization for Deep Learning Kernels

To demonstrate the practical application of PTX optimization, let's examine several case studies focused on common deep learning operations. These examples showcase scenarios where hand-tuned PTX can offer substantial performance improvements over general-purpose implementations.

9.1 Case Study 1: Fused Activation Functions

9.1.1 The Challenge

In deep neural networks, each layer typically applies both a linear transformation and a non-linear activation function. When implemented separately, this requires:

- 1. Computing the linear output and storing it to global memory
- 2. Loading the values back from global memory
- 3. Applying the activation function and storing the result

This approach wastes memory bandwidth and increases latency.

9.1.2 The PTX Solution

By writing a custom PTX kernel, we can fuse these operations, performing the activation immediately after the linear transformation without storing intermediate results:

```
// Portion of a fused GEMM + ReLU kernel
// After computing the matrix multiplication result in %
f_acc
```

For more complex activations like Sigmoid or GELU, we can implement the entire function inline without intermediate stores to global memory.

9.1.3 Performance Impact

In a benchmark with a typical transformer layer, fusion of the GEMM operation with GELU activation showed:

- * Memory traffic reduction: 33
- * Speed improvement: $1.4 \times$ faster execution time
- * Energy efficiency: 25

The gains were particularly significant for smaller batch sizes where the operation was more memory-bound.

9.2 Case Study 2: Custom Attention Mechanism

9.2.1 The Challenge

The attention mechanism in transformer models involves multiple matrix multiplications and a softmax operation:

Attention
$$(Q, K, V) = \operatorname{softmax}\left(\frac{QK^T}{\sqrt{d_k}}\right)V$$
 (2)

When implemented using standard libraries, this requires multiple kernel launches and storing large intermediate results.

9.2.2 The PTX Solution

We developed a custom fused kernel that:

- 1. Computes the query-key products directly into shared memory
- 2. Computes the softmax normalization within each attention head
- 3. Immediately applies the normalized weights to the value matrix

Key optimizations in the PTX implementation included:

- * Carefully tiled matrix multiplications to maximize shared memory reuse
- * Cooperative computation of softmax max and sum values using warp shuffles
- * Asynchronous global memory loads to overlap computation and data movement

Here's a snippet showing the warp-cooperative max-finding for softmax:

```
// Find maximum value across a warp for softmax stability mov.f32 %f_max, %f_val; // Start with this \leftarrow thread's value
```

```
// Warp reduction to find maximum (log2(32) = 5 steps)
  .reg .f32 %f_other;
  .reg .pred %p_max;
  // Shuffle step 1 (stride 16)
  shfl.sync.down.b32 %f_other, %f_max, 16, 0x1f;
  max.f32 %f_max, %f_max, %f_other;
10
11
  // Shuffle step 2 (stride 8)
12
  shfl.sync.down.b32 %f_other, %f_max, 8, 0x1f;
13
  max.f32 %f_max, %f_max, %f_other;
14
  // Shuffle step 3 (stride 4)
16
  shfl.sync.down.b32 %f_other, %f_max, 4, 0x1f;
17
18
  max.f32 %f_max, %f_max, %f_other;
19
  // Shuffle step 4 (stride 2)
20
  shfl.sync.down.b32 %f_other, %f_max, 2, 0x1f;
21
  max.f32 %f_max, %f_max, %f_other;
  // Shuffle step 5 (stride 1)
24
  shfl.sync.down.b32 %f_other, %f_max, 1, 0x1f;
25
  max.f32 %f_max, %f_max, %f_other;
26
27
  \ensuremath{//} Broadcast max to all threads in the warp
28
  shfl.sync.idx.b32 %f_max, %f_max, 0, 0x1f;
```

9.2.3 Performance Impact

The custom fused attention implementation showed substantial gains:

- * Latency reduction: 2.3× lower latency for typical sequence lengths
- * Memory reduction: $3.5 \times$ less memory traffic due to eliminated intermediate results
- * Scaling: Better performance scaling with increasing sequence length

These improvements directly translated to overall model throughput improvements in transformer-based architectures like BERT and GPT.

9.3 Case Study 3: Quantized Tensor Core Operations

9.3.1 The Challenge

Quantized models use lower-precision representations (e.g., INT8 or INT4) to reduce memory usage and increase throughput. However, naive quantization often leads to accuracy loss, and standard libraries may not support all quantization schemes.

9.3.2 The PTX Solution

We implemented a custom PTX kernel for quantized matrix multiplication with the following features:

- 1. Support for arbitrary scaling factors per channel
- 2. Custom dequantization during computation
- 3. Direct use of Tensor Core instructions for INT8 inputs with FP16 accumulators

The key innovation was implementing per-channel scaling directly in the computation path:

```
// After loading quantized fragments and computing MMA
  // Apply custom per-output-channel scaling
  // Load scale factor for this output channel
  ld.global.f16 %h_scale, [%rd_scales + %r_channel*2];
5
  // Convert h_scale from f16 to f32
7
  cvt.f32.f16 %f_scale, %h_scale;
8
  // Apply scaling to each element in the output fragment
10
  mul.f32 %f_out0, %f_acc0, %f_scale;
  mul.f32 %f_out1, %f_acc1, %f_scale;
12
  // ... repeat for all output elements
13
14
  // Convert back to destination format if needed
15
  cvt.rn.f16.f32 %h_out0, %f_out0;
16
  cvt.rn.f16.f32 %h_out1, %f_out1;
17
  // ... repeat for all output elements
```

9.3.3 Performance Impact

The custom quantized implementation delivered significant benefits:

- * Speed: 3.7× faster than full-precision (FP16) for common matrix sizes
- * Memory: $4.0 \times$ memory reduction compared to FP32, $2.0 \times$ compared to FP16
- * Accuracy: Only 0.3

This approach enabled deployment of complex transformer models on edge devices with limited memory and computational resources.

9.4 Case Study 4: Custom Layer Normalization

9.4.1 The Challenge

Layer normalization is a critical component in modern neural networks, especially transformers. The standard implementation involves multiple passes:

- 1. Compute mean across features
- 2. Compute variance across features
- 3. Normalize and scale each feature

This requires multiple global memory reads and writes, creating a bottleneck.

9.4.2 The PTX Solution

Our custom PTX layer normalization kernel uses warp-level operations to compute statistics in a single pass:

```
// First perform a warp-level parallel reduction to ← compute sum and sum-of-squares
// ... (reduction code similar to earlier softmax example←)
```

```
// Compute mean and variance
  div.f32 %f_mean, %f_sum, %f_n;
  div.f32 %f_var, %f_sumsq, %f_n;
  sub.f32 %f_var, %f_var, %f_mean*%f_mean; // var = E(x) \leftarrow
       - E(x)
  // Add epsilon for numerical stability
9
  add.f32 %f_var, %f_var, 0f3727c5ac; // Add epsilon (1e↔
      -5)
  // Compute normalization factor
  sqrt.approx.f32 %f_stddev, %f_var;
13
  rcp.approx.f32 %f_inv_stddev, %f_stddev; // 1/sqrt(var +
       epsilon)
  // Apply normalization and scaling to each element in \hookleftarrow
16
      parallel
  // For each element in this thread's assigned range:
  sub.f32 %f norm, %f val, %f mean;
18
  mul.f32 %f_norm, %f_norm, %f_inv_stddev;
19
  // Apply gamma (scale) and beta (shift) parameters
  ld.global.f32 %f_gamma, [%rd_gamma + %r_idx*4];
21
  ld.global.f32 %f_beta, [%rd_beta + %r_idx*4];
22
  fma.rn.f32 %f_result, %f_norm, %f_gamma, %f_beta;
  // Store result
  st.global.f32 [%rd_output + %r_idx*4], %f_result;
```

9.4.3 Performance Impact

The optimized layer normalization delivered:

- * Latency reduction: 2.1× lower latency compared to the multi-pass approach
- * Memory bandwidth: 3× reduction in global memory traffic
- * Integration benefits: Better fusion opportunities with preceding operations

Given that layer normalization appears in nearly every transformer layer, this optimization had a multiplier effect on overall model performance.

9.5 Lessons from Case Studies

These case studies demonstrate several common patterns in successful PTX optimization for deep learning:

- 1. **Kernel fusion** eliminates intermediate storage and reduces memory bandwidth requirements.
- 2. Warp-level primitives enable efficient parallel reductions without shared memory overhead.
- 3. **Hardware-specific features** like Tensor Cores can provide order-of-magnitude speedups when properly leveraged.
- 4. **Algorithm redesign** at the PTX level can sometimes enable completely different approaches than what's expressible in high-level code.
- 5. **Memory hierarchy management** is critical—clever use of registers, shared memory, and caches often makes the difference between mediocre and excellent performance.

When considering whether a deep learning operation is worth optimizing in PTX, look for these characteristics:

- * Operations that are executed frequently
- * Operations with predictable access patterns
- * Operations where intermediate results can be kept in faster memory
- * Operations that can benefit from specialized hardware units

Many of these techniques have been incorporated into optimized deep learning libraries like NVIDIA's cuDNN and the open-source CUTLASS project, which provide high-performance primitives for common operations while abstracting away much of the complexity.

10 Transitioning from CUDA C++ to PTX

Moving from high-level CUDA C++ to low-level PTX can be challenging. This section provides a bridge between the two, mapping familiar CUDA concepts to their PTX equivalents and highlighting key differences.

10.1 Conceptual Mapping

The following table summarizes the correspondence between CUDA C++ constructs and their PTX counterparts:

Concept	CUDA C++	PTX
Kernel Definition	global void kernel()	.visible .entry kernel()
Thread Index	threadIdx.x	%tid.x (special register)
Block Index	blockIdx.x	%ctaid.x (special register)
Block Dimension	blockDim.x	%ntid.x (special register)
Grid Dimension	gridDim.x	%nctaid.x (special register)
Global Memory	float *data	ld.global.f32 / st.global.f32
Shared Memory	shared float sharedData[N]	.shared .b32 sharedData[N]
Synchronization	syncthreads()	bar.sync 0
If Statement	if (cond) {}	setp.op Loop
for (int $i=0$; $i< n$; $i++$)	(labels and branches)	
Warp Functions	shfl_sync,ballot_sync	shfl.sync, vote.sync
Math Functions	sqrtf(), fabs()	sqrt.rn.f32, abs.f32

Table 1: Mapping between CUDA C++ and PTX constructs

10.2 Thread and Block Indexing

In CUDA C++, thread and block indices are accessed through built-in variables. In PTX, these values are available through special registers:

```
// CUDA C++
int idx = blockIdx.x * blockDim.x + threadIdx.x;
```

```
// PTX mov.u32 %r1, %ctaid.x; // blockIdx.x
```

```
mov.u32 %r2, %ntid.x; // blockDim.x
mov.u32 %r3, %tid.x; // threadIdx.x
mul.lo.u32 %r4, %r1, %r2;
add.u32 %idx, %r4, %r3;
```

For multi-dimensional blocks and grids, PTX provides %tid.y, %tid.z, %ctaid.y, etc.

10.3 Memory Access and Address Calculation

Memory operations in PTX require explicit address calculation:

```
// CUDA C++
float value = input[idx];
output[idx] = value * 2.0f;
```

```
// PTX
  // Assuming input pointer is in %rd_input, output in % \leftarrow
      rd_output, idx in %r_idx
  mul.wide.u32 %rd1, %r_idx, 4;
                                         // Multiply by 4 (bytes\hookleftarrow
       per float)
  add.u64 %rd2, %rd_input, %rd1;
                                         // Add to base address
                                         // Load from calculated \hookleftarrow
  ld.global.f32 %f1, [%rd2];
       address
6
7
  mul.f32 %f2, %f1, 0f40000000;
                                         // Multiply by 2.0 (hex\hookleftarrow
       representation)
                                         // Calculate output \hookleftarrow
  add.u64 %rd3, %rd_output, %rd1;
      address
  st.global.f32 [%rd3], %f2;
                                         // Store result
```

Note the explicit conversion of the 32-bit index to a 64-bit byte offset (mul.wide.u32) and the manual addition to base addresses.

10.4 Shared Memory Usage

Shared memory is a powerful tool for thread collaboration. Here's how it appears in both CUDA C++ and PTX:

```
// CUDA C++
__shared__ float sharedData[256];
sharedData[threadIdx.x] = input[idx];
__syncthreads();
float value = sharedData[threadIdx.y];
```

```
// PTX
.shared .align 4 .b32 sharedData[256]; // Declare shared↔
memory array
```

```
// Calculate shared memory address (threadIdx.x * 4 bytes↔
  mov.u32 %r1, %tid.x;
  mul.wide.u32 %rd1, %r1, 4;
  mov.u64 %rd2, sharedData;
  add.u64 %rd3, %rd2, %rd1;
  // Store to shared memory
10
  ld.global.f32 %f1, [%rd_input_addr]; // Assume address \leftarrow
      calculated earlier
  st.shared.f32 [%rd3], %f1;
13
  // Synchronize
14
  bar.sync 0;
15
16
  // Load from different location in shared memory
17
  mov.u32 %r2, %tid.y;
18
  mul.wide.u32 %rd4, %r2, 4;
19
  add.u64 %rd5, %rd2, %rd4;
  ld.shared.f32 %f2, [%rd5];
```

10.5 Control Flow

Control flow in PTX is implemented with predicates and branches, rather than structured statements:

```
// CUDA C++
if (value > 0.0f) {
    result = value;
} else {
    result = 0.0f;
}
```

```
// PTX
setp.gt.f32 %p1, %f_value, 0f00000000; // Compare value 
> 0.0

@%p1 mov.f32 %f_result, %f_value; // If true, 
result = value

@!%p1 mov.f32 %f_result, 0f00000000; // If false, 
result = 0.0
```

For more complex control flow, PTX uses explicit branches:

```
// CUDA C++
if (value > 10.0f) {
    // Complex operation 1
} else {
    // Complex operation 2
}
```

```
1 // PTX
```

```
setp.gt.f32 %p1, %f_value, 0f41200000; // Compare value \leftarrow
      > 10.0
   @!%p1 bra ELSE_BRANCH;
                                                 // If not true, \hookleftarrow
      branch to ELSE
   // Complex operation 1
6
  bra END_IF;
                                                  // Skip the else \hookleftarrow
8
      block
  ELSE_BRANCH:
  // Complex operation 2
12
13
  END_IF:
14
  // Continue with code after if-else
```

Loops follow a similar pattern:

```
// CUDA C++
for (int i = 0; i < 10; i++) {
    // Loop body
}
```

```
// PTX
  mov.u32 %r_i, 0;
                                         // Initialize i = 0
2
  LOOP_START:
  setp.ge.u32 %p1, %r_i, 10;
5
                                        // Check if i >= 10
                                         // If true, exit loop
  0%p1 bra LOOP_END;
  // Loop body
8
  // ...
9
10
                                        // Increment i
11
  add.u32 %r_i, %r_i, 1;
  bra LOOP_START;
                                         // Go back to start
12
13
  LOOP_END:
14
  // Continue with code after loop
```

10.6 Predicated Execution vs. Branching

For short conditional code, PTX often uses predicated execution instead of branches to avoid warp divergence:

```
// CUDA C++
result = (value > 0.0f) ? value : 0.0f; // Ternary ←
operator
```

```
// PTX with predicated execution (no branches)
```

The selp instruction selects between two values based on a predicate, avoiding branching altogether.

10.7 Common Pitfalls in Transition

When moving from CUDA C++ to PTX, watch out for these common issues:

10.7.1 Register Management

In CUDA C++, the compiler automatically manages register allocation and lifetimes. In PTX, you are responsible for declaring and reusing registers:

```
// Poor register usage (too many registers)
.reg .f32 %f1, %f2, %f3, %f4, %f5, %f6, %f7, %f8;
.reg .f32 %f9, %f10, %f11, %f12, %f13, %f14, %f15, %f16;
// Better approach: reuse registers when possible
.reg .f32 %f<4>; // Just four registers, reuse them
```

Monitor register usage with ptxas -v and be alert for register spills.

10.7.2 Memory Alignment

Unaligned memory access can severely impact performance:

```
// Potentially unaligned access (if addr not multiple of \leftarrow
  ld.global.v4.f32 {%f1, %f2, %f3, %f4}, [%rd_addr];
2
  // Better: ensure address is aligned or use single-\leftarrow
      element
  setp.ne.u64 %p1, %rd_addr, %rd_addr_aligned;
  0%p1 bra UNALIGNED_PATH;
7
  // Aligned path
9
  ld.global.v4.f32 {%f1, %f2, %f3, %f4}, [%rd_addr_aligned \leftarrow
10
      ];
  bra DONE;
11
  UNALIGNED_PATH:
13
  // Individual loads for unaligned accesses
14
  ld.global.f32 %f1, [%rd_addr];
15
16 ld.global.f32 %f2, [%rd_addr+4];
17 ld.global.f32 %f3, [%rd_addr+8];
  ld.global.f32 %f4, [%rd_addr+12];
18
19
  DONE:
20
```

10.7.3 Synchronization

Forgetting necessary synchronization points is a common source of race conditions:

```
// Thread 0 writes to shared memory st.shared.f32 [%rd_shared], %f1;

// Thread 1 reads it immediately (RACE CONDITION!)

ld.shared.f32 %f2, [%rd_shared];

// Correct approach: add synchronization st.shared.f32 [%rd_shared], %f1;

bar.sync 0; // All threads wait here ld.shared.f32 %f2, [%rd_shared];
```

Each bar.sync instruction should have a matching synchronization in all threads of the block to avoid deadlocks.

10.7.4 Literal Representation

In PTX, constants like floating-point literals use hexadecimal representation:

```
// Common floating-point literals
mov.f32 %f1, 0f00000000; // 0.0f
mov.f32 %f2, 0f3f800000; // 1.0f
mov.f32 %f3, 0f40000000; // 2.0f
mov.f32 %f4, 0f40800000; // 4.0f
mov.f32 %f5, 0f3f000000; // 0.5f
```

This can make code harder to read. Consider adding comments for clarity or using shared constants.

10.8 The Transition Process

A methodical approach to transitioning from CUDA C++ to PTX includes:

- 1. Start with a working C++ implementation as a reference for correctness
- 2. Extract the PTX from the compiled C++ code using nvcc -ptx
- 3. Study the generated PTX to understand how the compiler mapped your algorithm
- 4. Make incremental changes, testing after each modification
- 5. **Profile both versions** to verify that your hand-tuned PTX actually improves performance

This approach lets you learn from the compiler's decisions while gradually introducing your own optimizations.

10.9 When to Use PTX vs. CUDA C++

Not every situation calls for hand-written PTX. Consider these guidelines:

- * Use CUDA C++ when:
 - · Rapid development is more important than squeezing out the last bit of performance

- · The algorithm is complex with many control paths
- · The code needs to be maintained by a team, including less specialized developers
- · Performance is already sufficient with high-level code

* Use PTX when:

- · You need absolute control over instruction selection and scheduling
- · You want to use hardware features not yet exposed in high-level APIs
- · Profiling shows that compiler-generated code has inefficiencies in critical paths
- · You're implementing a specialized algorithm where a small performance gain has a large impact

Often, the best approach is a hybrid: implement most of the application in CUDA C++ and only drop to PTX for the most performance-critical sections.

Technical Note

A good compromise is to use inline PTX assembly within CUDA C++ kernels. This gives you fine-grained control over specific operations while keeping the overall structure in the more readable high-level language.

11 Practical Examples with Complete Code

To consolidate the concepts we've covered, let's examine complete working examples of PTX kernels along with the host code to launch them. These examples progress from a simple vector operation to more complex deep learning components.

11.1 Example 1: Vector Addition with PTX

First, let's look at a complete vector addition implementation using PTX from start to finish.

11.1.1 The PTX Kernel

Here's a complete PTX file (vecAdd.ptx) for vector addition:

```
.version 7.0
   .target sm_80
2
   .address size 64
3
   .visible .entry vecAdd(
       .param .u64 A_ptr,
                              // pointer to input vector A
6
       .param .u64 B_ptr,
                              // pointer to input vector B
       .param .u64 C_ptr,
                              // pointer to output vector C
                              // vector length
       .param .u32 N
  ) {
10
       // Register declarations
11
       .reg .pred %p;
12
       .reg .b32 %r<5>;
.reg .b64 %rd<8>;
                              // For integer calculations
13
                              // For pointer arithmetic
14
       .reg .f32 %f<3>;
                              // For floating-point data
16
17
       // Load kernel parameters
```

```
ld.param.u64 %rd1, [A_ptr];
18
       ld.param.u64 %rd2, [B_ptr];
19
       ld.param.u64 %rd3, [C_ptr];
20
       ld.param.u32 %r1, [N];
21
22
       // Calculate global thread index
23
       mov.u32 %r2, %ctaid.x;
                                   // blockIdx.x
       mov.u32 %r3, %ntid.x;
                                   // blockDim.x
25
       mov.u32 %r4, %tid.x;
                                   // threadIdx.x
26
       mad.lo.s32 %r0, %r2, %r3, %r4; // threadIdx = \leftarrow
27
           blockIdx.x * blockDim.x + threadIdx.x
28
       // Check if we're within bounds
29
       setp.ge.s32 %p, %r0, %r1; // threadIdx >= \mathbb{N}?
                                      // If so, exit
31
       @%p bra END;
       // Calculate memory addresses (vector element = \leftarrow
33
           threadIdx * sizeof(float))
       cvta.to.global.u64 %rd4, %rd1;
                                           // Get actual global \hookleftarrow
34
           address for A
       cvta.to.global.u64 %rd5, %rd2; // Get actual global \leftarrow
35
           address for B
       cvta.to.global.u64 %rd6, %rd3;
                                           // Get actual global \hookleftarrow
36
           address for C
37
       mul.wide.s32 %rd7, %r0, 4;
                                        // Offset = threadIdx * \leftarrow
           4 bytes
39
       // Load A[threadIdx] and B[threadIdx]
40
       add.s64 %rd0, %rd4, %rd7;
                                       // Address of A[\leftarrow
41
           threadIdx]
       ld.global.f32 %f0, [%rd0];
42
43
                                       // Address of B[\leftarrow
44
       add.s64 %rd0, %rd5, %rd7;
           threadIdx]
       ld.global.f32 %f1, [%rd0];
45
46
       // Compute C[threadIdx] = A[threadIdx] + B[threadIdx]
       add.f32 %f2, %f0, %f1;
48
49
       // Store result to C[threadIdx]
50
       add.s64 %rd0, %rd6, %rd7;
                                     // Address of C[\leftarrow
           threadIdx]
       st.global.f32 [%rd0], %f2;
52
53
  END:
54
       ret;
   }
56
```

11.1.2 Host Code to Launch the PTX Kernel

Here's the C++ host code to compile, load, and execute this PTX kernel:

```
#include <cuda.h>
#include <iostream>
#include <vector>
```

```
#include <stdexcept>
5
   // Helper error-checking macro
   #define CHECK_CUDA(call) { \
7
       CUresult status = call; \
       if (status != CUDA_SUCCESS) { \
            const char* errName; \
10
           cuGetErrorName(status, &errName); \
11
           throw std::runtime_error("CUDA Error: " + std::\leftarrow
               string(errName)); \
       } \
13
  }
14
   int main() {
16
17
       // Initialize CUDA Driver API
       CHECK_CUDA(cuInit(0));
18
19
       // Get a CUDA device
20
       CUdevice device;
21
       CHECK_CUDA(cuDeviceGet(&device, 0));
23
       // Create a CUDA context
       CUcontext context;
25
       CHECK_CUDA(cuCtxCreate(&context, 0, device));
26
27
       // Load the PTX module
28
       CUmodule module;
29
       CHECK_CUDA(cuModuleLoad(&module, "vecAdd.ptx"));
30
31
       // Get function handle
       CUfunction vecAdd;
33
       CHECK_CUDA(cuModuleGetFunction(&vecAdd, module, "\leftarrow
34
          vecAdd"));
35
       // Set up data
36
       const int N = 1024 * 1024; // 1M elements
37
       size_t size = N * sizeof(float);
38
39
       // Host data
40
       std::vector<float> h_A(N, 1.0f); // Initialize A with~
41
       std::vector<float> h_B(N, 2.0f); // Initialize B with←
42
            2.0
       std::vector<float> h_C(N);
                                          // Output vector
43
       // Allocate device memory
45
       CUdeviceptr d_A, d_B, d_C;
46
       CHECK_CUDA(cuMemAlloc(&d_A, size));
47
       CHECK_CUDA(cuMemAlloc(&d_B, size));
48
       CHECK_CUDA(cuMemAlloc(&d_C, size));
49
50
       // Copy data to device
       CHECK_CUDA(cuMemcpyHtoD(d_A, h_A.data(), size));
       CHECK_CUDA(cuMemcpyHtoD(d_B, h_B.data(), size));
       // Set up launch configuration
       int threadsPerBlock = 256;
57
       int blocksPerGrid = (N + threadsPerBlock - 1) / \leftarrow
```

```
threadsPerBlock;
58
        // Set up kernel parameters
59
        void* args[] = {
60
             &d_A, &d_B, &d_C, &N
61
        };
62
63
        // Launch the kernel
64
        CHECK_CUDA(cuLaunchKernel(
65
             vecAdd,
66
                                         // Grid dimensions
             blocksPerGrid, 1, 1,
                                         // Block dimensions
             threadsPerBlock, 1, 1,
68
             0, nullptr,
                                         // Shared memory and \leftarrow
                stream
70
             args, nullptr
                                         // Arguments and extra \hookleftarrow
                options
        ));
71
72
        // Wait for the kernel to complete
73
        CHECK_CUDA(cuCtxSynchronize());
74
        // Copy result back to host
        CHECK_CUDA(cuMemcpyDtoH(h_C.data(), d_C, size));
77
78
        // Verify the result
79
        bool correct = true;
80
        for (int i = 0; i < N; i++) {</pre>
81
             if (fabs(h_C[i] - 3.0f) > 1e-5) {
82
                 std::cout << "Error at " << i << ": " << h_C[\leftarrow]
83
                     i] << " != 3.0 \ n";
                 correct = false;
84
                 break;
85
             }
86
        }
87
88
        if (correct) {
89
             std::cout << "Vector addition successful! C = A + \leftarrow
90
                 B = 1.0 + 2.0 = 3.0 \ n;
        }
91
92
93
        // Clean up
        CHECK_CUDA(cuMemFree(d_A));
94
        CHECK_CUDA(cuMemFree(d_B));
95
        CHECK_CUDA(cuMemFree(d_C));
96
        CHECK_CUDA(cuModuleUnload(module));
        CHECK_CUDA(cuCtxDestroy(context));
98
99
        return 0;
100
   }
```

11.1.3 Compilation and Execution

To build and run this example:

```
# Compile the host code (assuming vecAdd.ptx already \hookleftarrow exists)
```

```
nvcc -o vecAdd_driver vecAdd_driver.cpp -lcuda

# Alternatively, if you need to generate the PTX from the
source
# ptxas -arch=sm_80 vecAdd.ptx -o vecAdd.cubin

# Run the program
./vecAdd_driver
```

11.2 Example 2: Element-wise ReLU Activation with Inline PTX

Next, let's examine a more practical deep learning example: implementing the ReLU activation function using inline PTX assembly within a CUDA C++ kernel.

```
#include <cuda_runtime.h>
2
   // ReLU activation using inline PTX
3
   __global__ void reluActivation(float* data, int n) {
       int idx = blockIdx.x * blockDim.x + threadIdx.x;
5
       if (idx < n) {
6
           float x = data[idx];
7
           float result;
           // Inline PTX assembly to compute max(x, 0)
10
           asm volatile (
                "{\n\t"
12
                "max.f32 %0, %1, 0f00000000;\n\t"
13
14
                : "=f"(result)
                                   // Output operand
                : "f"(x)
                                   // Input operand
16
           );
17
18
           data[idx] = result;
19
       }
20
21
22
  // Launch wrapper function
23
  void launchReluActivation(float* d_data, int n) {
24
       int threadsPerBlock = 256;
25
       int blocksPerGrid = (n + threadsPerBlock - 1) / ←
26
           threadsPerBlock;
       \verb"reluActivation"<<< blocksPerGrid", threadsPerBlock>>> (\leftarrow
           d_data, n);
   }
28
```

This example demonstrates a simple use of inline PTX. While this particular case doesn't provide a significant advantage over the C++ equivalent ('data[idx] = fmaxf(data[idx], 0.0f)'), it illustrates the technique. Inline PTX becomes more valuable for operations without direct C++ equivalents or when you need to chain multiple operations without compiler interference.

11.3 Example 3: Tensor Core Matrix Multiplication

Finally, let's look at a more complex example that leverages Tensor Cores through PTX for accelerated matrix multiplication. This example performs a 16x16x16 matrix multiplication using FP16 (half-precision) inputs and outputs.

11.3.1 PTX Kernel for Tensor Core Matrix Multiplication

```
.version 7.0
   .target sm_80
   .address_size 64
3
   // Simplified 16x16 matrix multiply using Tensor Cores
5
   .visible .entry tensorMM(
       .param .u64 A_ptr,
                                // FP16 input matrix A [16x16]
       .param .u64 B_ptr,
                                // FP16 input matrix B [16x16]
                                // FP16 output matrix C [16x16]
       .param .u64 C_ptr,
9
                                // Leading dimension of A
       .param .u32 ldA,
       .param .u32 ldB,
                                // Leading dimension of B
11
       .param .u32 ldC
                                // Leading dimension of C
   ) {
13
       // Register declarations (minimized for clarity)
14
       .reg .pred %p;
       .reg .b32 %r<10>;
16
       .reg .b64 %rd<16>;
17
       .reg .b32 %A < 4 >;
                               // FP16x2 registers for matrix A\hookleftarrow
18
            fragment
       .reg .b32 %B<4>;
                               // FP16x2 registers for matrix B \leftarrow
19
            fragment
       .reg .b32 %C<4>;
                               // FP16x2 registers for \leftarrow
20
           accumulator/result
       .reg .b32 %D<4>;
                               // FP16x2 registers for output \hookleftarrow
           matrix
       // Shared memory for staging data
23
       .shared .align 16 .b32 sharedA[256]; // 16x16 half-\leftarrow
24
           precision elements
       .shared .align 16 .b32 sharedB[256]; // 16x16 half-\leftarrow
25
           precision elements
26
       // Load parameters
27
       ld.param.u64 %rd1, [A_ptr];
28
       ld.param.u64 %rd2, [B_ptr];
29
       ld.param.u64 %rd3, [C_ptr];
30
       ld.param.u32 %r1, [ldA];
31
       ld.param.u32 %r2, [ldB];
       ld.param.u32 %r3, [ldC];
33
34
       // Compute thread indices
35
                               // Lane ID
       mov.u32 %r4, %tid.x;
36
       mov.u32 %r5, %tid.y;
                                  // Row within warp
37
38
       // Calculate global memory offsets (simplified for \hookleftarrow
39
           clarity)
       // In a real implementation, calculate proper offsets\hookleftarrow
40
            based on
```

```
// warp ID, lane ID, etc. to handle matrices larger \leftarrow
41
           than 16x16
42
       // Load input data to shared memory (all threads \hookleftarrow
43
           cooperatively)
       // ... (detailed loading code omitted for brevity)
       // Synchronize to ensure all data is loaded
46
       bar.sync 0;
47
48
       // Load matrix fragments from shared memory
49
       // In Ampere, you could use the ldmatrix instruction \leftarrow
           here
       // For simplicity, we show a more generic approach
       // Reset accumulator to zeros
       mov.b32 %C0, 0;
54
       mov.b32 %C1, 0;
       mov.b32 %C2, 0;
56
       mov.b32 %C3, 0;
57
       // Load A fragment from shared memory to registers
       ld.shared.b32 %A0, [sharedA + 0]; // Load 2 FP16 \leftarrow
60
           values
       ld.shared.b32 %A1, [sharedA + 4]; // Next 2 FP16 \leftarrow
61
           values
       ld.shared.b32 %A2, [sharedA + 8];
62
       ld.shared.b32 %A3, [sharedA + 12];
63
64
       // Load B fragment from shared memory to registers
       ld.shared.b32 %B0, [sharedB + 0];
66
       ld.shared.b32 %B1, [sharedB + 4];
67
       ld.shared.b32 %B2, [sharedB + 8];
68
69
       ld.shared.b32 %B3, [sharedB + 12];
70
       // Perform matrix multiplication using Tensor Core \leftarrow
71
           instruction
       // In this simplified example, we assume we've \hookleftarrow
           properly loaded 16x16 fragments
       mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16
73
            {%D0, %D1, %D2, %D3},
74
            \{\%A0, \%A1, \%A2, \%A3\},\
75
            {%B0, %B1, %B2, %B3},
76
            {%C0, %C1, %C2, %C3};
       // Wait for computation to complete
79
       bar.sync 0;
80
81
       // Store result matrix back to global memory
       // ... (detailed storing code omitted for brevity)
83
84
       ret;
85
   }
```

Technical Note

This example is considerably simplified to highlight the key Tensor Core operation. A real implementation would need to carefully manage data layout, thread cooperation within a warp, and proper address calculations for loading and storing data fragments. The NVIDIA CUTLASS library provides reference implementations for these patterns.

11.3.2 Host Code Considerations

When using PTX kernels that leverage Tensor Cores, the host code needs to ensure:

- * The input data is in the correct format (e.g., FP16 for this example)
- * Memory is properly aligned for efficient access
- * The grid and block dimensions are appropriate for the warp-centric execution model

```
Example function setting up and launching a Tensor ←
      Core kernel
   void launchTensorCoreMatrixMultiply(
       half * d_A, half * d_B, half * d_C,
       int m, int k, int n,
       int ldA, int ldB, int ldC) {
       // Ensure we're on a compatible device
       int deviceId;
8
       cudaGetDevice(&deviceId);
9
10
       cudaDeviceProp props;
       cudaGetDeviceProperties(&props, deviceId);
11
12
       if (props.major < 7) {</pre>
13
           throw std::runtime_error("Tensor Cores require ←
14
               compute capability 7.0+");
       }
16
       // Initialize CUDA Driver API
17
       cuInit(0);
18
19
       // Load the PTX module
20
       CUmodule module;
       cuModuleLoad(&module, "tensorMM.ptx");
22
23
       // Get function handle
24
       CUfunction tensorMM;
25
       cuModuleGetFunction(&tensorMM, module, "tensorMM");
26
27
       // Set up launch configuration
28
       // For Tensor Core operations, we typically organize \hookleftarrow
           by warps
       // Each warp handles a portion of the matrix
30
       dim3 blockDim(32, 1, 1); // 1 warp per block
31
       dim3 gridDim(m/16, n/16, 1); // Grid sized for 16x16 \leftarrow
            tiles
33
       // Set up kernel parameters
34
       void* args[] = {
```

```
&d_A, &d_B, &d_C, &ldA, &ldB, &ldC
36
37
       };
38
        // Launch the kernel
39
        cuLaunchKernel (
40
            tensorMM,
41
            gridDim.x, gridDim.y, gridDim.z,
42
            blockDim.x, blockDim.y, blockDim.z,
43
            0, nullptr,
44
            args, nullptr
45
       );
46
47
        // Clean up
48
        cuModuleUnload(module);
49
   }
```

12 Conclusion

Throughout this tutorial, we've explored the world of Parallel Thread Execution (PTX) for GPU programming, with a particular focus on deep learning workloads. We've seen how PTX serves as a middle ground between high-level CUDA C++ and the actual machine instructions (SASS) executed by NVIDIA GPUs.

12.1 Key Takeaways

- * Understanding PTX provides deeper insight into GPU execution and opens opportunities for advanced optimizations.
- * Writing or modifying PTX gives fine-grained control over instruction selection, memory access patterns, and special hardware features like Tensor Cores.
- * **Performance optimization** at the PTX level focuses on efficient use of memory hierarchy, register management, and exploiting hardware-specific capabilities.
- * Real-world applications in deep learning, such as fused operations and custom kernels, can achieve significant speedups through careful PTX optimization.
- * **Development tools** like Nsight Compute and CUDA-GDB help debug and profile PTX code, ensuring both correctness and performance.

12.2 When to Use PTX

Hand-written or hand-optimized PTX is most valuable when:

- * You need access to hardware features not fully exposed by high-level APIs
- * You're implementing custom operations not available in standard libraries
- * You're fusing multiple operations to reduce memory traffic
- * You're targeting a specific GPU architecture and want to squeeze out maximum performance
- * You're implementing algorithms where small performance gains have a large impact due to frequent execution

However, it's important to recognize that PTX programming comes with increased complexity and maintenance costs. For many applications, well-written CUDA C++ with strategic use of libraries like cuBLAS, cuDNN, and CUTLASS will deliver excellent performance without the complexity of PTX.

12.3 The Future of PTX and GPU Programming

As GPU architectures continue to evolve, PTX evolves alongside them. New instructions are added to support features like Tensor Cores, improved memory handling, and specialized compute capabilities. Staying familiar with PTX helps developers adopt these new features early, sometimes before they're fully exposed in high-level APIs.

At the same time, machine learning frameworks and libraries are increasingly incorporating advanced GPU optimizations, making hand-tuned PTX unnecessary for common operations. The value of PTX knowledge is shifting toward specialized cases, research applications, and pushing the boundaries of what's possible with GPU computing.

12.4 Final Thoughts

Mastering PTX is not required for every CUDA developer, but it provides a powerful tool for performance-critical applications, especially in deep learning. Like assembly language in CPU programming, PTX gives you a window into how the hardware actually executes your code, enabling optimizations that would be difficult or impossible at higher levels of abstraction.

Whether you choose to write PTX directly, use inline PTX for specific operations, or simply inspect PTX to understand compiler behavior, the knowledge you've gained from this tutorial will help you write more efficient GPU code and make the most of NVIDIA's powerful hardware.

References

- [1] NVIDIA Developer Blog, "Understanding PTX, the Assembly Language of CUDA GPU Computing," NVIDIA Technical Blog, 2020.
- [2] Bruce Liang, "NVIDIA Tensor Core Getting Started with MMA PTX Programming," Medium, 2022.
- [3] Mark Craddock, "DeepSeek and DeepEP Understanding DeepSeek's Custom CUDA PTX Instruction," Medium, 2025.
- [4] NVIDIA Developer Forums, "Problem generating .PTX files," NVIDIA Developer Forums, 2022.
- [5] NVIDIA, "CUDA Binary Utilities," NVIDIA Documentation, 2023.
- [6] Stack Overflow, "How to compile PTX code," Stack Overflow, 2013.
- [7] LLVM Project, "User Guide for NVPTX Back-end," LLVM Documentation, 2023.
- [8] ArrayFire, "Demystifying PTX Code," ArrayFire Blog, 2019.
- [9] Cornell Virtual Workshop, "Understanding GPU Architecture GPU Memory," Cornell University, 2020.