


(*)	Sequential Logic
^	<p>AFTER a circuit is CLOSED, the VALUE on a wire is said to be 0/1 when SOMETHING makes the VALUE on the wire (i.e. DRIVES the wire) to be 0/1.</p> <p>For eg., (i) when a wire is DIRECTLY fixed to 0/1, then the POWER SUPPLY makes the VALUE on the wire to be 0/1, (ii) when a wire connects the OUTPUT of an OR gate to the INPUT of a NOT gate, then the OR gate makes the VALUE on the wire (and consequently, the VALUE of the NOT gate's INPUT) to be 0/1, etc.</p> <p>However, AFTER a circuit is CLOSED, when NOTHING makes the VALUE on a wire to be 0/1, then the VALUE on the wire is said to be FLOATING.</p> <p>A FLOATING value MAY be 0, 1 or somewhere between 0 & 1, or it MAY be oscillating among 0, 1 and somewhere between 0 & 1.</p> <p>A FLOATING value which is FLOATING at 0/1 is ALSO considered to be 0/1.</p> <p>So, for eg., if a CERTAIN behaviour occurs due to the VALUE on a wire being 0/1, then the SAME behaviour will occur if the VALUE on that wire is FLOATING at 0/1.</p> <p>AFTER a circuit is CLOSED, while the initial PROPAGATIONS have NOT completed, the VALUES on the wires (except for those which are DIRECTLY fixed to 0/1) will be FLOATING (at 0, 1 or somewhere between 0 & 1, or oscillating among 0, 1 and somewhere between 0 & 1), including the signal generated by the MASTER-CLOCK generator (discussed later).</p> <p>In GENERAL, for EVERY logic gate, the VALUE on the wire which is connected to its OUTPUT will become 0/1 only AFTER the VALUE(s) on the wire(s) which is/are connected to its INPUT(s) become(s) 0/1 (including FLOATING at 0/1) and AFTER its PROPAGATION DELAY.</p>



For eg., if the PROPAGATION DELAY of this OR gate is 20 ns, if A & B are FIXED to 1's, and if the circuit is CLOSED at $t = 0$, then Q will be FLOATING from $t = 0$ to $t = 20$ and it will be 1 AFTER $t = 20$.

Also, if the VALUE(s) on the wire(s) which is/are connected to the INPUT(s) of a logic gate become(s) FLOATING somewhere between 0 & 1, then AFTER its PROPAGATION DELAY, the VALUE on the wire which is connected to its OUTPUT will become FLOATING (at 0, 1 or somewhere between 0 & 1, or oscillating among 0, 1 and somewhere between 0 & 1) if NOTHING ELSE is making the VALUE on that wire to be 0/1.

For eg., if the VALUE on the wire which is connected to ONE input of an OR gate becomes 1 (including FLOATING at 1), then after its PROPAGATION delay, the VALUE on the wire which is connected to its OUTPUT will become 1 IRRESPECTIVE of the VALUE on the wire which is connected to its OTHER input (including FLOATING (at 0, 1 or somewhere between 0 & 1, or oscillating among 0, 1 and somewhere between 0 & 1)). However, if the VALUE on the wire which is connected to ONE input of an OR gate becomes 0 (including FLOATING at 0) and the VALUE on the wire which is connected to its OTHER input becomes FLOATING somewhere between 0 & 1, or if the VALUES on BOTH of the wires become FLOATING somewhere between 0 & 1, then after its PROPAGATION delay, the VALUE on the wire which is connected to its OUTPUT will become FLOATING (at 0, 1 or somewhere between 0 & 1, or oscillating among 0, 1 and somewhere between 0 & 1) if NOTHING ELSE is making the VALUE on that wire to be 0/1.

An INPUT of a LOGIC GATE will be FLOATING (at 0, 1 or somewhere between 0 & 1, or oscillating among 0, 1 and somewhere between 0 & 1) if

1. it is DISCONNECTED
2. the VALUE on the wire which is connected to THIS input is FLOATING (at 0, 1 or somewhere between 0 & 1, or oscillating among 0, 1 and somewhere between 0 & 1).
3. etc.

The VALUE on a wire which is FLOATING MAY at times float at 0/1, but

an ACTUAL 0/1 on a wire will REMAIN constant
until SOMETHING makes the

it gets CHANGED (after, for eg., the corresponding PROPAGATION DELAY(s) due to
the INPUTS of logic gates getting changed), whereas a FLOATING value MAY get changed
ARBITRARILY.

Thus, an OSCILLATING signal (for eg., from a MASTER-CLOCK generator) oscillating
between 0 & 1 oscillates due to, for eg., the INPUTS of logic gates getting CHANGED,
which is DIFFERENT from a FLOATING value, which MAY oscillate among 0, 1 and somewhere
between 0 & 1 ARBITRARILY.

Also, when a signal gets CHANGED from 0/1 to 1/0, it goes from 0/1 to somewhere
between 0 & 1, and then to 1/0.

Again, this TRANSITIONING phase is DIFFERENT from FLOATING, as the DURATION of this
phase is NEGLIGIBLE and the signal gets CHANGED from 0/1 to 1/0 almost INSTANTANEOUSLY.


^ The outputs of a COMBINATIONAL circuit at ANY instant of time are ENTIRELY dependent upon the inputs present at THAT time, taking into account the PROPAGATION delays.

However, in a SEQUENTIAL circuit, MEMORY elements are present as well.

The information stored in the MEMORY elements at any given time defines the STATE of the sequential circuit at THAT time.

The external OUTPUTS and the next STATE of a sequential circuit are both functions of the external INPUTS and the present STATE.

Thus, a sequential circuit is specified by a time sequence of EXTERNAL INPUTS, EXTERNAL OUTPUTS and STATES.



A SYNCHRONOUS sequential circuit is a system whose BEHAVIOUR can be DEFINED from the knowledge of its signals at DISCRETE instants of time.

The BEHAVIOUR of an ASYNCHRONOUS sequential circuit depends upon the ORDER in which its input signals CHANGE and can be affected at ANY instant of time.

So, the BEHAVIOUR of an ASYNCHRONOUS sequential circuit becomes DIFFICULT to be defined at DISCRETE instants of time.

^ The MEMORY elements used in ASYNCHRONOUS sequential circuits are TIME-DELAY devices, whose memory capabilities are due to the FINITE amounts of time signals take to PROPAGATE through devices.

Instead of using PHYSICAL time-delay devices, LOGIC GATES may also be used to produce SIMILAR effects due to their internal PROPAGATION delays.

	Thus, an ASYNCHRONOUS sequential circuit may be regarded as a COMBINATIONAL circuit with FEEDBACK. Because of the FEEDBACK among logic gates, an ASYNCHRONOUS sequential circuit MAY, at times, become UNSTABLE.
^	In SYNCHRONOUS sequential circuits, signals may affect the MEMORY elements ONLY at DISCRETE instants of time.
	ONE way of achieving this goal is by using a MASTER-CLOCK generator, and a circuit which uses a MASTER-CLOCK generator is known as a CLOCKED SYNCHRONOUS sequential circuit.
	A MASTER-CLOCK generator is a TIMING device which generates a PERIODIC train of CLOCK PULSES, i.e. a signal which goes to 0 to 1 to 0 to 1 and so forth PERIODICALLY. This OSCILLATING signal becomes the MAIN CLOCK of a circuit.
	In practical circuits, the MEMORY elements are affected ONLY with the ARRIVAL of a pulse, i.e. IMMEDIATELY after the CLOCK goes from 0 to 1 (i.e. during the POSITIVE edge-transition) or from 1 to 0 (i.e. during the NEGATIVE edge-transition), depending upon the implementation, and NOT during the ENTIRE time the CLOCK stays at 1/0.
	The MEMORY elements used in CLOCKED SYNCHRONOUS sequential circuits are MODIFIED GATED LATCHES and FLIP-FLOPS, which are both EDGE-TRIGGERED.
^	The DIFFERENCE between a LATCH and a FLIP-FLOP is that a LATCH is LEVEL-SENSITIVE, i.e. the outputs of a LATCH respond to NEW inputs AT ALL TIMES, whereas a FLIP-FLOP is EDGE-TRIGGERED, i.e. the outputs of a FLIP-FLOP respond to NEW inputs ONLY during the positive/negative EDGE-TRANSITIONS of the CLOCK.
	Hence, in addition to TIME-DELAY devices, LATCHES are also examples of MEMORY elements used in ASYNCHRONOUS sequential circuits.

\wedge

Adding a CLOCK input to a LATCH will NOT make it a FLIP-FLOP, as its outputs will respond to NEW inputs during the ENTIRE time the CLOCK stays at 1/0, and will rather make it a GATED LATCH.

Since GATED LATCHES are LEVEL-SENSITIVE but are ALSO used in CLOCKED SYNCHRONOUS sequential circuits, therefore they are MODIFIED in order to become EDGE-TRIGGERED, for eg., by using EDGE-DETECTORS on their CLOCK inputs.

 \wedge


A LATCH / GATED LATCH / FLIP-FLOP is a MEMORY element (CELL) capable of storing 1 BIT of information, and can MAINTAIN its state INDEFINITELY (as long as power is delivered to the circuit) UNTIL directed by an input signal to SWITCH states.

Every LATCH / GATED LATCH / FLIP-FLOP has 2 outputs, Q & Q'.

When $Q = 1$ & $Q' = 0$, the state is SET, and when $Q = 0$ & $Q' = 1$, the state is CLEAR.

Since a LATCH / GATED LATCH / FLIP-FLOP has 2 STABLE states, therefore it is also known as a BISTABLE MULTIVIBRATOR.

^ NOR-Gate SR Latch (also known INCORRECTLY as a DIRECT-COUPLED SR/RS Flip-Flop)



After the circuit is CLOSED and after the initial PROPAGATIONS get completed, the following EXTREME cases MAY occur -

1. Let S, R, Q & Q' be FLOATING somewhere between 0 & 1.

Now, if S & R both become 0's, even then Q & Q' both will remain FLOATING somewhere between 0 & 1.

This behaviour is SIMILAR to the one discussed earlier for an OR gate.

2. Let S & R both be FLOATING somewhere between 0 & 1, and let Q & Q' both be FLOATING at 0's.

Now, if S & R both become 0's SIMULTANEOUSLY, then Q & Q' both will start OSCILLATING between 0 & 1, even if the PROPAGATION delays of the 2 NOR gates are DIFFERENT.

This behaviour is SIMILAR to S & R both becoming 1's for a LONG ENOUGH time for the PROPAGATIONS to get completed, making Q & Q' both become 0's, and then S & R both becoming 0's SIMULTANEOUSLY (discussed later).

So, in EXTREME cases, after the circuit is CLOSED, after the initial PROPAGATIONS get completed and after S & R both become 0's, the Q & Q' outputs of a NOR-Gate SR latch MAY remain FLOATING somewhere between 0 & 1, or they MAY start OSCILLATING between 0 & 1.

In REAL-WORLD circuits, such EXTREME cases RARELY occur, because

1. After the circuit is CLOSED and after the initial PROPAGATIONS get completed, BUT before S & R both become 0's, if S & R were FLOATING at 1/0 & 0/1, respectively, for a LONG ENOUGH time for the PROPAGATIONS to get completed, instead of FLOATING somewhere between 0 & 1, then the latch will result in the SET/CLEAR state.
 2. After the circuit is CLOSED, after the initial PROPAGATIONS get completed and after S & R both become 0's, if Q & Q' become FLOATING at 1/0 and 0/1, respectively, for a LONG ENOUGH time for the PROPAGATIONS to get completed, instead of FLOATING somewhere between 0 & 1, then the latch will result in the SET/CLEAR state.
 3. After the circuit is CLOSED, after the initial PROPAGATIONS get completed and after S & R both become 0's, even if Q & Q' both start OSCILLATING between 0 & 1, they MAY NOT keep OSCILLATING forever and the latch MAY eventually result in the SET/CLEAR state after a FEW cycles of OSCILLATIONS, due to the TIME it takes to turn on and off TRANSISTORS, to charge internal CAPACITORS, etc.
- In other words, in REAL-WORLD circuits, a CHANGE in the inputs for a SMALL enough time does NOT contain enough ENERGY to cause a LOGIC GATE to SWITCH its output.

So, the STARTUP BEHAVIOUR of a NOR-Gate SR latch can be described as follows –

After the circuit is CLOSED and after the initial PROPAGATIONS get completed, the Q & Q' outputs of the latch will be ARBITRARY, i.e. 0, 1, OSCILLATING between 0 & 1 or FLOATING somewhere between 0 & 1, even after S & R both become 0's.

All LATCHES / GATED LATCHES / FLIP-FLOPS have similar ARBITRARY startup behaviours.

The ARBITRARY startup behaviour of a LATCH / GATED LATCH / FLIP-FLOP does NOT matter, as every LATCH / GATED LATCH / FLIP-FLOP is made to go into the SET/CLEAR state before it is used, for eg., by using DIRECT PRESET/CLEAR inputs (discussed later).

Under NORMAL operation, the S & R inputs of a NOR-Gate SR latch REMAIN at 0's unless the STATE of the latch has to be CHANGED.

1. Let S get changed to 1 and let R remain at 0.

Irrespective of the current values of Q & Q' (i.e. 0, 1,),

the latch will result in the set state (i.e. Q & Q' will become 1 & 0, respectively)

after a long enough time for the propagations to get completed.

For every GATED LATCH / FLIP-FLOP, – DEFINE THESE PROPERLY

1. The SETUP time is defined as the DURATION of time for which the input(s) must be kept CONSTANT while CP is at 0 IMMEDIATELY BEFORE CP gets changed from 0 to 1.
2. The HOLD time is defined as the DURATION of time for which the input(s) must be kept CONSTANT while CP is at 1 IMMEDIATELY AFTER CP gets changed from 0 to 1.

For eg., if the DURATION of a clock cycle is 20 units, with the clock staying at 1 & 0 for 10 units each and the clock transitioning from 0 to 1 at $t = 20T$, where T is an integer, and if the SETUP & HOLD times of a flip-flop are 2 units & 1 unit, respectively, then the input(s) must be kept CONSTANT from $t = (20T - 2)$ to $t = (20T + 1)$.

It should be noted that the ARRIVAL of the input(s) EXACTLY at $t = (20T - 2)$ and the CHANGING of the inputs EXACTLY at $t = (20T + 1)$ may work IDEALLY, but MAY or MAY NOT work in REAL-WORLD circuits. So, the input(s) must arrive slightly BEFORE $t = (20T - 2)$ and must be allowed to change only slightly AFTER $t = (20T + 1)$.

In a circuit, the DURATION of a clock cycle is made LONG ENOUGH for signals to PROPAGATE and for the ENTIRE circuit to become STABLE before the MAIN CLOCK gets changed from 0/1 to 1/0.

In GENERAL, the data to be loaded into GATED LATCHES / FLIP-FLOPS arrive at the inputs and remain CONSTANT such that the SETUP time and the HOLD time constraints are NOT violated.

^

^

In a REAL-WORLD computer, when the POWER SUPPLY is turned on, a very SMALL circuit gets completed whose job is to DETECT when the POWER BUTTON is pressed.

AFTER the POWER BUTTON is pressed, power gets supplied to the ENTIRE circuit of the computer.

IMMEDIATELY AFTER the POWER BUTTON is pressed, the MAIN CLOCK starts (AFTER the initial PROPAGATIONS within the MASTER-CLOCK generator get completed), and a POWER-ON-RESET generator starts sending ASYNCHRONOUS RESET signals to CLEAR ALL of the FLIP-FLOPS.

After a FEW clock cycles, when the power STABILIZES, the initial PROPAGATIONS for the ENTIRE computer get completed and ALL of the FLIP-FLOPS get CLEARED, the POWER-ON-RESET GENERATOR stops sending the ASYNCHRONOUS RESET signals, and the NORMAL operation of the computer begins from the NEXT clock cycle.

The DE-ASSERTION of the ASYNCHRONOUS RESET signals is generally SYNCHRONISED using a RESET SYNCHRONISER circuit in order to adhere to the RECOVERY time and the REMOVAL time constraints.