

## LAB01 – CPS590

1.

FETCH STAGE				EXECUTE STAGE			
Memory		CPU Registers		Memory		CPU Registers	
300	<b>3705</b>	300	PC	300	<b>3705</b>	301	PC
301	<b>5305</b>	0000	AC	301	<b>5305</b>	0003	AC
302	<b>7706</b>	3705	IR	302	<b>7706</b>	3705	IR
303	0000			303	0000		
304	0000			304	0000		
305	0002			305	0002		
		0003	Device 5			0003	Device 5
		0000	Device 6			0000	Device 6

  

FETCH STAGE				EXECUTE STAGE			
Memory		CPU Registers		Memory		CPU Registers	
300	<b>3705</b>	301	PC	300	<b>3705</b>	302	PC
301	<b>5305</b>	0003	AC	301	<b>5305</b>	0005	AC
302	<b>7706</b>	5305	IR	302	<b>7706</b>	5305	IR
303	0000			303	0000		
304	0000			304	0000		
305	0002			305	0002		
		0003	Device 5			0003	Device 5
		0000	Device 6			0000	Device 6

  

FETCH STAGE				EXECUTE STAGE			
Memory		CPU Registers		Memory		CPU Registers	
300	<b>3705</b>	302	PC	300	<b>3705</b>	303	PC
301	<b>5305</b>	0005	AC	301	<b>5305</b>	0005	AC
302	<b>7706</b>	7706	IR	302	<b>7706</b>	7706	IR
303	0000			303	0000		
304	0000			304	0000		
305	0002			305	0002		
		0003	Device 5			0003	Device 5
		0000	Device 6			0005	Device 6

2.

a) If the OS disables interrupts while an interrupt is being processed,

Interrupt Number	Interrupt Start Time	Interrupt Finish Time
I1	$t = 10$	$t = 40$
I2	$t = 20$	$t = 50$
I3	$t = 30$	$t = 100$

b) If the OS processes multiple interrupts using a priority scheme,

Interrupt Number	Interrupt Start Time	Interrupt Finish Time
I1	$t = 10$	$t = 90$
I2	$t = 20$	$t = 100$
I3	$t = 30$	$t = 80$

3. At 0.5 hit ratio would we be better off with just level 2 memory. We considered the average time as  $1.0t$  which is same as level 2's access time because it would be greater than.