LAB01 – CPS590

1.

FETCH STAGE		EXECUTE STAGE	
Memory	CPU Registers	Memory	CPU Registers
300 3705 301 5305 302 7706 303 0000 304 0000 305 0002	300 PC AC IR IR IN IT IN	300 3705 301 5305 302 7706 303 0000 304 0000 305 0002	301 PC AC IR 0003 Device 5 0000 Device 6
FETCH STAGE		EXECUTE STAGE	
Memory	CPU Registers	Memory	CPU Registers
300 3705 301 5305 302 7706 303 0000 304 0000 305 0002	301 PC AC IR IR IN IT IS IN IT	300 3705 301 5305 302 7706 303 0000 304 0000 305 0002	302 PC AC IR 0005 IR 0003 Device 5 0000 Device 6
FETCH STAGE		EXECUTE STAGE	
Memory	CPU Registers	Memory	CPU Registers
300 3705 301 5305 302 7706 303 0000 304 0000 305 0002	302 PC AC IR 7706 IR 0003 Device 5 0000 Device 6	300 3705 301 5305 302 7706 303 0000 304 0000 305 0002	303 PC AC IR 0005 IR 0003 Device 5 0005 Device 6

2.

a) If the OS disables interrupts while an interrupt is being processed,

Interrupt Number	Interrupt Start Time	Interrupt Finish Time
I1	t = 10	t = 40
12	t = 20	t = 50
13	t = 30	t = 100

b) If the OS processes multiple interrupts using a priority scheme,

Interrupt Number	Interrupt Start Time	Interrupt Finish Time
I1	t = 10	t = 90
12	t = 20	t = 100
13	t = 30	t = 80

3. At 0.5 hit ratio would we be better off with just level 2 memory. We considered the average time as 1.0t which is same as level 2's access time because it would be greater than.