# Lab Report - Construction of a Single-Digit Random Number Generator Using Electronic Components

Chitipotu Kushwanth AI22btech11006

#### 1 Introduction

The objective of this lab experiment was to design and build a random number generator that generates a single-digit random number using a breadboard and various electronic components. The key components utilized in this project included a breadboard, seven-segment display, 7474 flip-flop, 7447 decoder, 7684 clock, 555 IC, resistors (1kohm, 1mohm), capacitors (100nf, 10nf), and jump wires. This report presents a concise description of the circuit, along with an output image and a block diagram, to illustrate the construction and functionality of the single-digit random number generator.

## 2 List of Components

The following components were used in the construction of the single-digit random number generator:

component	value	quantity
Breadboard		1
Seven-segment display	common anode	1
flip-flop	7474	2
decoder	7447	1
X-OR GATE	7684	1
555 IC		1
Resistor	1kohm	1
Resistor	1mohm	1
Capacitor	100nf	1
Capacitor	10nf	1
Jump wires		20

## **3 CIRCUIT DESCRIPTION**

The single-digit random number generator circuit was designed to generate a random number ranging from 0 to 9 using a combination of flip-flops, decoders, clocks, and other electronic components. The circuit operation can be summarized as follows:

- The 555 IC was configured as an astable multivibrator, generating a continuous stream of clock pulses. The resistor R1 (1kohm) and capacitor C1 (10nf) were carefully selected to determine the frequency of the clock pulses. These components were chosen to provide a suitable timing range for the random number generation process while ensuring that the output is limited to a single digit.
- The clock pulses were then fed into the 7684 clock module, which acted as a clock divider. This module divided the input clock frequency to produce slower clock cycles, allowing for precise control and synchronization within the circuit.
- The slower clock cycles were directed to the clock input of the 7474 flip-flop. This flip-flop, together with its associated capacitor C2 (100nf), provided buffering and stabilization for reliable operation.

Capacitor C2 filtered any potential noise from the clock signal, ensuring stable voltage levels within the flip-flop.

- The outputs of the flip-flop were connected to the inputs of the 7447 decoder. This decoder, in combination with the resistor R2 (1kohm), decoded the binary outputs from the flip-flop into the appropriate signals for driving the seven-segment display. The resistor R2 was used to limit the current flowing through the decoder's input, preventing any damage to the components.
- Finally, the seven-segment display was connected to the decoder's outputs. It visually represented the generated random number in decimal format, displaying a single digit ranging from 0 to 9. The decoder and display were configured to ensure that only one digit would be shown at a time.

By employing this circuit configuration, the random number generator was able to reliably generate single-digit random numbers based on the timing of the clock pulses and the state of the flip-flop outputs.

4 OUTPUT IMAGE

images with labels (1),(2).(3)

5 BLOCK DIAGRAM

picture with label (4)

## 6 Conclusion

This lab experiment successfully demonstrated the construction of a single-digit random number generator using a breadboard and a combination of electronic components. The designed circuit, consisting of the 555 IC, 7684 clock, 7474 flip-flop, 7447 decoder, and seven-segment display, effectively generated random numbers in the range of 0 to 9. The utilization of resistors and capacitors ensured stable operation, with only two resistors being used in the circuit. The experiment showcased the practical application of electronic components in generating random numbers and provided valuable hands-on experience in circuit construction and design.




Fig. 1. output 1




Fig. 2. output 2




Fig. 3. output 3




Fig. 4. block diagram