

Self-Project


Topic: Design of Low Noise Amplifier

Name: Vipin Kumar

Roll No: 213070102


Mtech 2nd year - EE7(SSD)

We start with the following circuit to get an estimate on g_m and u_{gf} with respect to the current. Channel length is kept at a minimum of 180nm and width is kept arbitrarily at 10um.



The transistors drain and gate are shorted to keep transistor in saturation


We vary I_D from 0.1mA to 100mA as shown by the spectre state below and get the following results



as annotated in the graph we get a maximum of $gm = 5.7\text{mS}$ and $f_{ug} = 54\text{GHz}$ at $i_d = 10\text{mA}$.

this will be used as a reference value for further iterations.

Now we go into the main LNA circuit along with its bias circuitry as shown below



Here M0 forms the input transistor, M1 acts as a cascode device to improve gain and provides isolation, M2 is the biasing transistor carrying a current of 1mA. The Gate of M2 is connected to the gate of M0 through a RC circuit which provides DC bias while keeping ac isolated.

the values of these R0 and C0 is kept arbitrarily high to achieve good performance.

L0 is connected to source of M0 to provide inductive degeneration. C5 is connected in parallel to Cgs of M0 to reduce the fug of M0 without increasing its channel length.

L2 is connected at the gate of M0 to give proper matching of input impedance to 50ohms.


C2 is placed just after input port so that it block any dc current to flow from the bias circuit into port0.

Port0 is the input port while port1 is the output port.

L1, C1 are connected in parallel to provide resonance at frequency of operation while R2 is connected in parallel to provide an output resistance of 50ohms.

We now delve into the design iterations.

ignoring C_{gd} , we calculate the input impedance of the following circuit. ①



I_x flows through C_{ext} to generate

$$V_{gs} = I_x \cdot \frac{1}{sC_{ext}}$$

this V_{gs} generates a current

$g_m V_{gs}$. \therefore Current through L_s is $g_m V_{gs} + I_x$.

\therefore applying KVL in loop

$$\Rightarrow V_x = I_x \cdot \frac{1}{sC_{ext}} + (I_x + g_m \cdot \frac{I_x}{sC_{ext}}) sL_s$$

$$\Rightarrow \frac{V_x}{I_x} = \frac{1}{sC_{ext}} + sL_s + g_m \frac{L_s}{C_{ext}}$$

C_{ext} also includes C_{gs}

$$\therefore Z_{in} = \frac{1}{sC_{ext}} + sL_s + g_m \frac{L_s}{C_{ext}}$$

$$\text{If } C_{ext} = C_{gs}, \therefore \operatorname{Re}\{Z_{in}\} = \frac{g_m L_s}{C_{gs}}$$

we know that $\frac{g_m}{C_{gs}} = \omega_T = 2\pi f_{Tf}$ of the transistor

$$\therefore \boxed{\operatorname{Re}\{Z_{in}\} \sim \omega_T L_s}$$

At frequency of operation; $\operatorname{Im}\{Z_{in}\} = 0$

$$\therefore \frac{g_m \omega_0 L_s}{\omega_0 C_{ext}} = 0 \Rightarrow \omega_0^2 = \frac{1}{L_s C_{ext}}$$

If we connect an external inductor " L_g " to match the input impedance

(2)

we get

$$Z_{in} = \frac{g_m L_s}{C_{gs1} + C_{ext}} + s(L_s + L_g) + \frac{1}{s(C_{gs1} + C_{ext})}$$

Tuning $\text{Re}\{Z_{in}\} = 50 \Omega$
 $\text{Im}\{Z_{in}\} = 0 \Omega$

we get

$$\frac{g_m L_s}{C_{gs1} + C_{ext}} = 50 ; \quad \omega^2 = \frac{1}{(L_s + L_g)(C_{gs1} + C_{ext})}$$

We need, gain $= A_v = g_m R_D \geq 15 \text{ dB} \sim 6 \text{ V/V}$

For output impedance to be matched to 50Ω , we need

$$R_D = 50 \Omega$$

$$\therefore g_m \sim \frac{6}{50} \approx 120 \text{ mS}$$

$$\therefore \boxed{g_m \approx 120 \text{ mS}}$$

$$\text{Let } \boxed{L_s = 0.25 \text{ nH}}$$

$$\text{For } \text{Re}\{Z_{in}\} = 50 \Omega \Rightarrow \frac{g_m L_s}{C_{gs1} + C_{ext}} = 50 \Rightarrow C_{gs1} + C_{ext} = \frac{120 \text{ m} \times 0.25 \text{ n}}{50}$$

$$\Rightarrow \boxed{C_{gs1} + C_{ext} = 600 \text{ fF}}$$

From simulations, we find that for $\frac{10 \mu\text{m}}{180 \text{ nm}}$, $C_{gs1} = 11 \text{ fF}$

$$\therefore C_{ext} \approx 590 \text{ fF}$$

$$\text{Also, } \omega_0^2 = \frac{1}{(L_s + L_g)(C_{gs} + C_{ext})} \Rightarrow L_g = \frac{1}{600 \times 10^9 \times 10^{15} \times (2.4 \times 10^9)^2 \times 4\pi^2 - 0.25} \quad (3)$$

$$\Rightarrow L_g = 7.32 - 0.25 = 7.079 \text{ nH} \sim 7 \text{ nH}$$

$$\therefore \boxed{L_g = 7 \text{ nH}}$$

From the graph that we plotted above, we see for a $\frac{10 \mu\text{m}}{180 \text{ nm}}$ device, maximum gm & f_{max} occurs for $I_D = 10 \text{ mA}$.

So we take $I_D = 10 \text{ mA}$; assuming $V_{dsat} = 300 \text{ mV}$
 & we know $k_n' = \frac{234 \mu\text{A}}{\text{V}^2}$

$$\therefore (W/L)_{\text{NA}} = \frac{2 \times I_{\text{NA}}}{k_n' V_{dsat}^2} = \frac{2 \times 10 \text{ m}}{0.234 \text{ m} \times (0.3)^2} = 949$$

We round off this value to 1000

$$\therefore (W/L)_{\text{NA}} = 1000 \quad \& \quad L = 180 \text{ nm} \therefore W = 180 \mu\text{m}$$

For the size of cascode device, we can keep it identical to the input transistor

$$\therefore (W/L)_{\text{cascode}} = 180 \mu\text{m} / 180 \text{ nm}$$

At the output port: for resonance at 2.4 GHz ,
 we need $L_d C_d = \frac{1}{\omega_0^2} = \left(\frac{1}{2\pi f} \right)^2 = \left(\frac{1}{2\pi \times 2.4 \times 10^9} \right)^2$

Let's take $C_d = 200 \text{ fF}$; then $L_d = 21.98 \text{ nH} \Rightarrow L_g \sim 22 \text{ nH}$
 this is a very huge value.

So let's take $C_d = 10 \text{ pF}$; then $L_d = 0.439 \text{ nH} \Rightarrow$

$$\boxed{L_d = 0.44 \text{ nH} = 440 \text{ pH}}$$

On-chip inductors can have a maximum value of around 1 nH .
 So we can change value of C_d to get a low value of L_d . (4)

$$\boxed{L_d = 422 \text{ pH}; C_d = 10 \text{ pF}} \text{ seems satisfactory}$$

For biasing circuit, we take bias current = 1 mA

As biasing current needed = 10 mA

$$\therefore (W/L)_{\text{Bias}} = \frac{1}{10} (W/L)_{\text{LNA}} = \frac{1}{10} \cdot \frac{180 \mu}{180 \text{ nm}} = \frac{18 \mu}{180 \text{ nm}}$$

$$\therefore (W/L)_{\text{Bias}} = \frac{18 \mu}{180 \text{ nm}}$$

These values seem rather absurd but provides us a good starting point to start with the simulations.

After simulating with these poor values, the resonant frequency comes to be about 0.3 GHz . This is due to poor input and output matching.

To match the input and output impedances to 50ohms, we will run parametric sweep in cadence to get highly accurate results.

Real part of Z_{in} depends on L_s and C_{ext} , whereas Imaginary part of Z_{in} depends on L_s , L_g and C_{ext} . We dont have much independence to vary L_s as they are very hard to fabricate and generally are limited to less than 1 nH on chips. External inductors can be large. Also, changing C_{gs} would mean changing transistor sizes which would mess with the bias current and g_m value

So, in the input side we first vary C_{ext} to get Real part of Z_{in} to be 50 ohms, and then we vary L_g which is an external inductor to get Imaginary part of Z_{in} to be 0 ohms.

At the output side to get output impedance to be 50 ohms, we keep R to be 50 ohms, and vary C_d so that its impedance gets cancelled with that of L_d at frequency of operation.


running parametric sweep would provide us the following values,

$L_g = 5.72\text{nH}$, $L_s = 1.1\text{ nH}$, $C_{ext} = 400\text{ fF}$, $L_d = 422\text{ pH}$

now we perform simulation on these values


L_g	5.72 nH	(W/L)Ina	180u/180n
L_s	1.1 nH	(W/L)cascode	180u/180n
C_{ext}	400fF	(W/L)bias	18u/180n
L_d	422 pH		

We first perform dc analysis and see the currents and g_m values




fug	34.22G
gbd	0
gbs	0
gds	2.833m
gm	64.75m


Now we run various analyses to get S parameters, noise figure, voltage gain with the following state




The results are plotted as shown below



S11 mag:S12 mag:S21 mag:S22 mag:((spm('sp 1 1') * spm('sp 2 2')) - (spm('sp 1 2') * spm('sp 2 1'))):Kf:S11 dB20:S12 dB20:S21 dB20:S22 dB20:(spm('sp 2 1')**2)




Transient Response




S-Parameter Response

Tue Apr 26 10:10:43 1




compressionCurves

Tue Apr 26 10:27:18 1



ipnCurves

Tue Apr 26 10:27:18 1



From the above graphs, we get the following specifications

Noise Figure	2.02 dB	Kf	86.45
S11	-11.29 dB	Vpp input swing	2.5mV
S12	-51.6 dB	Vpp output swing	5mV
S21	6.18 dB	IIP3	750 mdB
S22	-37.923 dB	ZM1	84 - j13.956
delta	3m	ZM2	49.434 + j 1.224 ohms

We see that input is not properly matched, and the gain is only 6 dB which is equivalent to 2 V/V. (note that input and output voltage swings peak to peak are 2.5mV and 5 mV).

However as $K_f > 1$ and $\Delta < 1$, we say that this LNA is stable at all frequencies, thus it is unconditionally stable.

To increase gain we have to increase g_m of the input transistor. This can be achieved by increasing W/L and I_d of the input transistor. So, we increase W of the transistor to 551 μM . We can use fingers to (≈ 6) to reduce the disproportionate size of the transistors. This would change the C_{gs} of the transistor and thus would require another parametric sweep to match the topology's input impedance.

after successful iterations we simulate with the following values



Lg	4 nH	(W/L)Ina	551u/180n
Ls	500 pH	(W/L)cascode	180u/180n
Cext	200fF	(W/L)bias	18u/180n
Ld	422 pH		

we run dc analysis on this circuit and note that current has now increased to 31 mA

fug
gbd
gbs
gds
gm

33.01G
0
823.3p
9.627m
191.2m


we run different analyses now as shown in the spectre state



S11 mag:S12 mag:S21 mag:S22 mag:((spm(sp 1 1) * spm(sp 2 2)) - (spm(sp 1 2) * spm(sp 2 1))):Kf:S11 dB20:S12 dB20:S21 dB20:S22 dB20:(spm(sp 2 1)**2)

Tue Apr 26 10:31:32


1



S-Parameter Response

Tue Apr 26 10:31:32


1




ipnCurves

Tue Apr 26 10:40:33

1





We see a lot of improvement in the specifications but at the expense of more power dissipation and larger transistors

The 2nd iteration's component values and resulting specifications are tabulated as below

Noise Figure	970 mdB	Kf	20.899
S11	-38.32 dB	Vpp input swing	2 mV
S12	-43.77 dB	Vpp output swing	58.3 mV
S21	11.34 dB	IIP3	4.34 mdB
S22	-31.3 dB	ZM1	49.256 - j0.95 ohms
delta	3m	ZM2	47.425 + j0.38 ohms

$K_f > 1$ and $\Delta < 1$ indicates that the LNA is unconditionally stable.

Gain has increased from 6 dB to 11 dB but still falls short by 4 dB for the required gain of 15 dB

All the rest of S parameters meet the specifications.

Input and output impedances are matched to 50 ohms

Noise figure also improved from 2.02 dB to 970 mdB.

IIP3 also improved from 750 mdB to 4.34 mdB