
Self-Project

Topic: Design of Low Noise Amplifier

Name: Vipin Kumar Roll No: 213070102


Mtech 2nd year - EE7(SSD)


We start with the following circuit to get an estimate on gm and ugf with respect to the current. Channel length is kept at a minimum of 180nm and width is kept arbitrarily at 10um.



The transistors drain and gate are shorted to keep transistor in saturation


We vary id from 0.1mA to 100mA as shown by the spectre state below and get the following results





as annotated in the graph we get a maximum of gm = 5.7mS and fugf = 54 GHz at id = 10 mA. this will be used as a reference value for further iterations.

Now we go into the main LNA circuit along with its bias circuitry as shown below



Here M0 forms the input transistor, M1 acts as a cascode device to improve gain and provides isolation, M2 is the biasing transistor carrying a current of 1mA. The Gate of M2 is connected to the gate of M0 through a RC circuit which provides DC bias while keeping acisolated.

the values of these RO and CO is kept arbitrarily high to achieve good performance.

L0 is connected to source of M0 to provide inductive degeneration. C5 is connected in parallel to Cgs of M0 to reduce the fugf of M0 without increasing its channel length.

L2 is connected at the gate of M0 to give proper matching of input impedance to 50ohms.

C2 is placed just after input port so that it block any dc current to flow from the bias circuit into port0.

Port0 is the input port while port1 is the output port.

L1, C1 are connected in parallel to provide resonance at frequency of operation while R2 is connected in parallel to provide an output resistance of 50 ohms.

We now delve into the design iterations.

ignoring (gd, we calculate the input inspedence of the

The flower through lest to generate

The flower through lest to generate a current

The flower through lest to generate a cu

godgs. .. (world through is is godgs+ Ir.

: applying kur in loop

: applying kur in loop

In : __ + (In + gm : In) s cs

s (ext)

=) Vx = \(\perp + \subset \subset \) \(\frac{\pi}{\pi}\) \(\frac{\

Cext also includes Cops

: Zin - 1 + 5 ks + gm ks Cext

9 (Cont : (gs , ... Re { Zin] = 9 m 2s

We know that go = WT = Enfug of the transistor

" Refzin ~ WTLS

At frequency of operation; Im (Zin)=0 : fwols= = = = = = = Wolex + LsCex +

Ib we connect an external inductor "Ly" to match the 2 input impedance Zin= gm Ls + S(Ls+ Lg)+ 1 Cgs,+ lext S(Cgs,+ lext) Taning per (Zin): 50 s. gm Ls = 50: Wo2. 1 (Gs+ Lg) (Cgs+ Lest) We need, gain = Av - gmRs > 15db ~ 6 V/V For output impedance to be matured to 50 ms, we keep : gm - 6 = 120ms : [gm = 120ms For Re12in7=901= 9m4 = 90=) (gn+lext= 120mx0.25n =) (gn+lext 600fF) Let Jus: 0.25 nH Forom Simulations, we find that for 10 mm, Cgs = 11 FF : Cext - 590H

Also,
$$W_0^2 = \frac{1}{(K_3 + K_6) (G_{91} + (ext))} = 3 = \frac{1}{600 \times 10^{\frac{9}{2}} \times 10^{\frac{9}{2}} \times (2.4 \times 10^{\frac{9}{2}})^{\frac{9}{2}} \times 4\pi^2 = 0.25}$$

$$= 32 - 0.25 = 3.07999 \sim 304$$

$$\therefore K_9 = 70H$$

From the graph that we plotted above; re see for a 10 pm derice, maximum gon & fugl occurs for is- 10 mA.

So we take id= 10mA; assuring Volad=300 mV 4 we know Un' = 234 mx

: (WIL) LNA: $\frac{2 \times \text{ILNA}}{\text{Kn'} \text{ Vdoar}} = \frac{2 \times 10 \text{ M}}{0.23 \text{ Vm} \times (0.3)^2} = 949$

We now of this value to 1000 · (MIL) MY = 1000 Y X=180 m. M=180m.

For the Size of cascode device, re can keepit identical to the input bransistor

: (WIL) Cascode - 180 mm/180 nm.

At the output post: for gresonance at 2.4 (stlz)
we need 2d(d. 1002 = (2nf)^2 = (2n × 2.4 × 109)2

Lets take Cd: 200 ff; then Ld: 21.98 nH => Kg ~ 22nH this is a very huge value

So Let take Cd= 10pF; then Ld: 0.439 nH => \$

On-chip inductors can have a maximum value of around In H.
So we can change value of Cd to get a low value of Ld.

(4)

Let- 472pH; Cd: 10pF seems satisfactory for biasing circuit, we take bias current = InA las biasing current needed - 10mA : (MIT) Benz. 10 (MIT) SNY - 18, 1804 - 180m :. (WIL) Bras 180 mm.

These values seems rather absurd but provides us a good starting point to start with the simulations.

After simulating with these poor values, the resonant frequency comes to be about $0.3\,\mathrm{GHz}$. This is due to poor input and output matching.

To match the input and output impedances to 50ohms, we will run parametric sweep in cadence to get highly accurate results.

Real part of Zin depends on Ls and Cext, whereas Imaginary part of Zin depends on Ls, Lg and Cext. We don't have much independence to vary Ls as they are very hard to fabricate and generally are limited to less than 1 nH on chips. External inductors can be large. Also, changing Cgs would mean changing transistor sizes which would mess with the bias current and gm value

So, in the input side we first vary Cext to get Real part of Zin to be 50 ohms, and then we vary Lg which is an external inductor to get Imaginary part of Zin to be 0 ohms.


At the output side to get output impedance to be 50 ohms, we keep R to be 50 ohms, and vary Cd so that its impedance gets cancelled with that of Ld at frequency of operation.

running parametric sweep would provide us the following values,

now we perform simulation on these values


Lg	5.72 nH	(W/L)Ina	180u/180n
Ls	1.1 nH	(W/L)cascode	180u/180n
Cext	400fF	(W/L)bias	18u/180n
Ld	422 pH		

We first perform dc analysis and see the currents and gm values





fug	34.22G
fug gbd	Θ
gbs	Θ
gds	2.833m
gm	64.75m


Now we run various analyses to get S parameters, noise figure, voltage gain with the following state




The results are plotted as shown below









Noise Figure	2.02 dB	Kf	86.45
S11	-11.29 dB	Vpp input swing	2.5mV
S12	-51.6 dB	Vpp output swing	5mV
S21	6.18 dB	IIP3	750 mdB
S22	-37.923 dB	ZM1	84 - j13.956
delta	3m	ZM2	49.434 + j 1.224 ohms

We see that input is not properly matched, and the gain is only 6 dB which is equivalent to 2 V/V. (note that input and output voltage swings peak to peak are 2.5mV and 5 mV).


However as Kf > 1 and delta < 1, we say that this LNA if stable at all frequencies, thus it is unconditionally stable.


To increase gain we have to increase gm of the input transistor. This can be achieved by increasing W/L and Id of the input transistor. So, we increase W of the transistor to 551 uM. We can use fingers to (=6) to reduce the disproportionate size of the transistors. This would change the Cgs of the transistor and thus would require another parametric sweep to match the topology's input impedance.

after successfull iterations we simulate with the following values

Lg	4 nH	(W/L)Ina	551u/180n
Ls	500 pH	(W/L)cascode	180u/180n
Cext	200fF	(W/L)bias	18u/180n
Ld	422 pH		


we run dc analysis on this circuit and note that current has now increased to 31 mA







we run different analyses now as shown in the spectre state



-130.0

-35.0

-30.0

-25.0

-20.0


-10.0 prf (dBm)

-5.0

0.0

1st Order freq = 2.415G

10.0



We see a lot of improvement in the specifications but at the expense of more power dissipation and larger transistors

The 2nd iteration's component values and resulting specifications are tabulated as below

Noise Figure	970 mdB	Kf	20.899
S11	-38.32 dB	Vpp input swing	2 mV
S12	-43.77 dB	Vpp output swing	58.3 mV
S21	11.34 dB	IIP3	4.34 mdB
S22	-31.3 dB	ZM1	49.256 - j0.95 ohms
delta	3m	ZM2	47.425 + j0.38 ohms

Kf>1 and delta <1 indicates that the LNA is unconditionally stable.

Gain has increased from 6 dB to 11 dB but still falls short by 4 dB for the required gain of 15 dB

All the rest of S parameters meet the specifications.

Input and output impedances are matched to 50 ohms

Noise figure also improved from 2.02 dB to 970 mdB.

IIP3 also improved from 750 mdB to 4.34 mdB