


# DIGITAL LOGIC in VHDL

# Index

- VHDL explanation
- Vivado Installation
- Create Project
- Simple Adder Example
- Caution

# VHDL explanation



```
library ieee;  
use ieee. std_logic_1164.all;
```

Package

```
entity mux21 is  
  port ( a, b   : in std_logic_vector(3 downto 0);  
         s     : in std_logic;  
         y     : out std_logic_vector(3 downto 0));  
end mux21;
```

Entity

```
architecture rtl of mux21 is  
begin  
  process(a, b, s)  
  begin  
    if ( s = '0') then  
      y <= a;  
    else  
      y <= b;  
    end if;  
  end process;  
end rtl;
```

Architecture

# VHDL explanation

In Architecture, there are three description

## ***Dataflow***

- LOGIC

Y <= X AND B;

## ***Structural***

- Interconnection between components

F1 : xxx port map (...);  
F2 : xxx port map (...);  
F3 : xxx port map (...);  
F4 : xxx port map (...);

## ***Sequential***

- When there is an order

Process (...)  
...  
End process;

# Vivado Installation

Download Link : <https://www.xilinx.com/support/download.html>

- 1) Create Account *with school email*
- 2) Choose an installer that suits your environment

📄 Xilinx Unified Installer 2020.1: Windows Self Extracting Web Installer (EXE - 66.73 MB)

MD5 SUM Value : e4339ae3bcad478d7130edd669aac786

Download Verification ⓘ

Digests

Signature

Public Key

➡ Windows

📄 Xilinx Unified Installer 2020.1: Linux Self Extracting Web Installer (BIN - 116.89 MB)

MD5 SUM Value : 1f21c8a5858b947c003f741826b5bce5

Download Verification ⓘ

Digests

Signature

Public Key

➡ Linux

📄 Vivado HLx 2020.1: All OS installer Single-File Download (TAR/GZIP - 35.51 GB)

MD5 SUM Value : b018f7b331ab0446137756156ff944d9

Download Verification ⓘ

Digests

Signature

Public Key

# Vivado Installation

<b>First Name*</b>	<b>Last Name*</b>
Kim	JinHwoi

**Business E-mail\***  
happy2trees@dgist.ac.kr

**Company Name\***  
DGIST(Daegu Gyeongbuk Institute of Science and Technology)  
Please enter the name of your business or institution.

**Address 1\***  
333, Techno jungang-daero, Hyeonpung-eup, Dalseong-gun, Daegu, Republic of Korea

**Address 2**

**Location\***  
Korea, Republic Of

**State/Province**

**City\***  
Daegu

**Postal Code**

**Phone**


**Job Function\***  
Student

For more information about how we process your personal information, please see our [privacy policy](#).


Download

➔ Fill with this information

# Vivado Installation




# Vivado Installation



**Free License**



# Create Project



# Create Project

New Project

**Project Name**  
Enter a name for your project and specify a directory where the project data files will be stored.

Project name: test\_1

Project location: C:/Users/happy/Desktop

☒ Create project subdirectory

Project will be created at: C:/Users/happy/Desktop/test\_1

? < Back Next > Finish Cancel



Name  
Location

# Create Project

New Project ×

**Project Type**  
Specify the type of project to create.

☒ **RTL Project**  
You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.  
☐ Do not specify sources at this time

☐ **Post-synthesis Project**  
You will be able to add sources, view device resources, run design analysis, planning and implementation.  
☐ Do not specify sources at this time

☐ **I/O Planning Project**  
Do not specify design sources. You will be able to view part/package resources.

☐ **Imported Project**  
Create a Vivado project from a Synplify, XST or ISE Project File.

☐ **Example Project**  
Create a new Vivado project from a predefined template.

? < Back Next > Finish Cancel

# Create Project

New Project

**Default Part**  
Choose a default Xilinx part or board for your project.

Parts | Boards

[Reset All Filters](#)

Category: All Package: All Temperature: All  
Family: All Speed: All Static power: All

Search: Q-


Part	I/O Pin Count	Available IOBs	LUT Elements	FlipFlops	Block RAMs	Ultra RAMs	DSPs	Gb Transceivers	GTPE2 Transceivers	GT
xc7k70tfgb484-1	484	285	41000	82000	135	0	240	4	0	4
xc7k70tfgb484-2	484	285	41000	82000	135	0	240	4	0	4
xc7k70tfgb484-2L	484	285	41000	82000	135	0	240	4	0	4
xc7k70tfgb484-1	484	285	41000	82000	135	0	240	4	0	4
xc7k70tfgb676-3	676	300	41000	82000	135	0	240	8	0	8
xc7k70tfgb676-2	676	300	41000	82000	135	0	240	8	0	8
xc7k70tfgb676-2L	676	300	41000	82000	135	0	240	8	0	8
xc7k70tfgb676-1	676	300	41000	82000	135	0	240	8	0	8
xc7k70tfgb484-2L	484	285	41000	82000	135	0	240	4	0	4

< Back Next > Finish Cancel

➡ Default Value

Because, we only use simulation..

# Create Project

 New Project ✕

### Add Sources

Specify HDL, netlist, Block Design, and IP files, or directories containing those files, to add to your project. Create a new source file on disk and add it to your project. You can also add and create sources later.

+

-

↑

↓

Use Add Files, Add Directories or Create File buttons below

Load

Create

Add Files

Add Directories

Create File

☐ Scan and add RTL include files into project

☐ Copy sources into project

☒ Add sources from subdirectories

Target language: 

VHDL

Simulator language: 

VHDL

Change Language

?


< Back

Next >

Finish

Cancel

# Create Project



VIVADO<sup>®</sup>  
HLx Editions

**Add Sources**

This guides you through the process of adding and creating sources for your project


☐ Add or create constraints

☐ Add or create design sources

☒ Add or create simulation sources

Model source file

Test Bench file



XILINX<sup>®</sup>

?


< Back

Next >

Finish

Cancel

# Create Project

 Define Module ✕





Define a module and specify I/O Ports to add to your source file.  
For each port specified:  
MSB and LSB values will be ignored unless its Bus column is checked.  
Ports with blank names will not be written.

**Module Definition**


Entity name:  ✕

Architecture name:  ✕

**I/O Port Definitions**

Port Name	Direction	Bus	MSB	LSB	
A	in	<input type="checkbox"/>	0	0	
B	in	<input type="checkbox"/>	0	0	
C	out	<input type="checkbox"/>	0	0	

 OK Cancel

- STD\_LOGIC → BUS X

- STD\_LOGIC\_VECTOR(3 downto 0) → BUS, MSB=3

 Your mind

*It creates Port and overall architecture*

# Create Project



```
22 | library IEEE;
23 | use IEEE.STD_LOGIC_1164.ALL;
24 |
25 | -- Uncomment the following library declaration if using
26 | -- arithmetic functions with Signed or Unsigned values
27 | --use IEEE.NUMERIC_STD.ALL;
28 |
29 | -- Uncomment the following library declaration if instantiating
30 | -- any Xilinx leaf cells in this code.
31 | --library UNISIM;
32 | --use UNISIM.VComponents.all;
33 |
34 | entity test is
35 |     Port ( A : in STD_LOGIC;
36 |           B : in STD_LOGIC;
37 |           C : out STD_LOGIC_VECTOR (4 downto 0));
38 | end test;
39 |
40 | architecture Behavioral of test is
41 |
42 |     begin
43 |
44 |
45 | end Behavioral;
```

← Port

← Contents



# 4-Bit Ripple Adder example



# 4-Bit Ripple Adder example

The screenshot displays the Vivado 2020.1 IDE interface for a project named 'test\_1'. The interface is divided into several panes:

- Flow Navigator:** Located on the left, it shows the project workflow steps: Add Sources, Language Templates, IP Catalog, IP INTEGRATOR, SIMULATION, RTL ANALYSIS, SYNTHESIS, and IMPLEMENTATION.
- PROJECT MANAGER - test\_1:** This pane contains three sub-panes:
  - Sources:** A tree view showing the project's source files. A red box highlights the 'Add source' button (a plus sign) and the 'TOP\_CALCULATOR' entry. The text 'Add source' is written in a blue box next to the button.
  - Properties:** A pane showing the properties of the selected source file, 'TOP\_CALCULATOR.vhd'. It indicates the file is 'Enabled' and its location is 'C:/Users/happy/Desktop/test\_1/test\_1.srscs/sources\_1/new'.
  - Text Message:** A pane showing the VHDL code for 'TOP\_CALCULATOR.vhd'. The code defines a 4-bit ripple adder component and its instantiation. The text 'Text Message' is written in a blue box above the code.
- Error Message:** A pane at the bottom showing the results of the synthesis. It displays 'Vivado Commands (8 errors, 119 infos)' and 'General Messages (8 errors, 119 infos)'. A red box highlights this pane, and the text 'Error Message' is written in a blue box above it.

# Port Mapping

How to import and use already designed components

```
34 entity FOURBIT_ADDER is
35     Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
36           B : in STD_LOGIC_VECTOR (3 downto 0);
37           C : out STD_LOGIC_VECTOR (3 downto 0));
38 end FOURBIT_ADDER;
39
40 architecture Behavioral of FOURBIT_ADDER is
41     component FULL_ADDER is
42         Port ( A : in STD_LOGIC;
43               B : in STD_LOGIC;
44               Cin : in STD_LOGIC;
45               S : out STD_LOGIC;
46               Cout : out STD_LOGIC);
47     end component;
48
49     signal c1,c2,c3,over : std_logic;
50
51     begin
52     A1: FULL_ADDER port map(A => A(0),B => B(0), Cin => '0',S => C(0),C
53     A2: FULL_ADDER port map(A => A(1),B => B(1), Cin => c1 ,S => C(1),C
54     A3: FULL_ADDER port map(A => A(2),B => B(2), Cin => c2 ,S => C(2),C
55     A4: FULL_ADDER port map(A => A(3),B => B(3), Cin => c3 ,S => C(3),C
56
57 end Behavioral;
```

## ***Component Declartion***

Component [name] is  
port( ...);  
End component;

## ***Usage***

[module name] : [Component\_name] port map  
(component\_port => [port or signal]);

# 4-Bit Ripple Adder example

## Full Adder (Data flow)

```
26 entity FULL_ADDER is
27     Port ( A : in STD_LOGIC;
28           B : in STD_LOGIC;
29           Cin : in STD_LOGIC;
30           S : out STD_LOGIC;
31           Cout : out STD_LOGIC);
32 end FULL_ADDER;
33
34 architecture Behavioral of FULL_ADDER is
35
36     begin
37     S <= A XOR B XOR Cin;
38     Cout <= (A AND B) OR (Cin AND A) or(Cin AND B);
39
40 end Behavioral;
```

## 4bit Adder (Structural)

```
34 entity FOURBIT_ADDER is
35     Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
36           B : in STD_LOGIC_VECTOR (3 downto 0);
37           C : out STD_LOGIC_VECTOR (3 downto 0));
38 end FOURBIT_ADDER;
39
40 architecture Behavioral of FOURBIT_ADDER is
41     component FULL_ADDER is
42         Port ( A : in STD_LOGIC;
43               B : in STD_LOGIC;
44               Cin : in STD_LOGIC;
45               S : out STD_LOGIC;
46               Cout : out STD_LOGIC);
47     end component;
48
49     signal c1,c2,c3,over : std_logic;
50
51     begin
52     A1: FULL_ADDER port map(A => A(0),B => B(0), Cin => '0',S => C(0),Cout => c1);
53     A2: FULL_ADDER port map(A => A(1),B => B(1), Cin => c1 ,S => C(1),Cout => c2);
54     A3: FULL_ADDER port map(A => A(2),B => B(2), Cin => c2 ,S => C(2),Cout => c3);
55     A4: FULL_ADDER port map(A => A(3),B => B(3), Cin => c3 ,S => C(3),Cout => over);
56
57 end Behavioral;
```

Top Calculator(**Sequential**) - controller

➡ Reset, Clk

## 4-Bit Ripple Adder example

```
34 entity TOP_CALCULATOR is
35     Port ( reset : in STD_LOGIC;
36           clk : in STD_LOGIC;
37           A : in STD_LOGIC_VECTOR (3 downto 0);
38           B : in STD_LOGIC_VECTOR (3 downto 0);
39           Cout : out STD_LOGIC_VECTOR (3 downto 0));
40 end TOP_CALCULATOR;
41
42 architecture Behavioral of TOP_CALCULATOR is
43     component FOURBIT_ADDER is
44         Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
45               B : in STD_LOGIC_VECTOR (3 downto 0);
46               C : out STD_LOGIC_VECTOR (3 downto 0));
47     end component;
48     signal START : std_logic;
49     signal temp_result : std_logic_vector(3 downto 0);
50
51     begin
52     process (clk, reset) begin
53         if (reset = '0') then
54             --Cout <= "0000";
55             START <= '0';
56         elsif (rising_edge(clk)) then
57             START <= '1';
58         end if;
59     end process;
60
61     A1 : FOURBIT_ADDER port map(A=>A, B=>B, C=>temp_result);
62     Cout <= temp_result when (START = '1') else (others => '0');
63
64 end Behavioral;
```

# Simulation – Test Bench

Create Test Bench file → Port  
map the TOP File

```
entity testBench is
-- Port ( );
end testBench;
```

architecture Behavioral of testBench is **Port mapping TOP File**

```
component TOP_CALCULATOR is
  Port ( reset : in STD_LOGIC;
        clk : in STD_LOGIC;
        A : in STD_LOGIC_VECTOR (3 downto 0);
        B : in STD_LOGIC_VECTOR (3 downto 0);
        Cout : out STD_LOGIC_VECTOR (3 downto 0));
end component;
```

```
signal SYS_CLK: std_logic := '0';
signal SYS_RESET: std_logic := '0';
signal DATA_A: std_logic_vector(3 downto 0) := (others => '0');
signal DATA_B: std_logic_vector(3 downto 0) := (others => '0');
signal DATA_C: std_logic_vector(3 downto 0) := (others => '0');

-- Clock period definitions
constant SYS_CLK_period : time := 10 ns;
```

## Clock Generation

```
UUT : TOP_CALCULATOR port map(reset => SYS_RESET, clk => SYS_CLK, A => DATA_A, B => DATA_B, Cout => DATA_C)
-- Clock process definitions
SYS_CLK <= not SYS_CLK after SYS_CLK_period/2;
```

```
-- Stimulus process
stim_proc: process
begin
  SYS_RESET <= '0';
  -- hold reset state for 100 ns.
  wait for 100 ns;
  SYS_RESET <= '1';
  wait for SYS_CLK_period*10;
  DATA_A <= x"3";
  DATA_B <= x"2";
  wait for SYS_CLK_period*10;
  DATA_A <= x"1";
  DATA_B <= x"1";
  wait for SYS_CLK_period*10;
  DATA_A <= x"4";
  DATA_B <= x"3";
  wait;
end process;
```

## Stimulus Part



Contents will be here

Case 1) 3 + 2

Case 2) 1 + 1


Case 3) 4 + 3

# Simulation – Test Bench




# Simulation – Test Bench

JUST CLICK






# Simulation – Test Bench



# Simulation – Test Bench



**YOU CAN SEE  
more comfortable**

**Radix,  
Divider,  
Waveform Style,  
Color**

# Caution

The primary concurrent statement in VHDL is a process statement.


**A number of processes may run at the same simulated time.**

**It is not C, C++**

```
34 entity TOP_CALCULATOR is
35   Port ( reset : in STD_LOGIC;
36         clk : in STD_LOGIC;
37         A : in STD_LOGIC_VECTOR (3 downto 0);
38         B : in STD_LOGIC_VECTOR (3 downto 0);
39         Cout : out STD_LOGIC_VECTOR (3 downto 0));
40 end TOP_CALCULATOR;
41
42 architecture Behavioral of TOP_CALCULATOR is
43   component FOURBIT_ADDER is
44     Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
45           B : in STD_LOGIC_VECTOR (3 downto 0);
46           C : out STD_LOGIC_VECTOR (3 downto 0));
47   end component;
48   signal START : std_logic;
49   signal temp_result : std_logic_vector(3 downto 0);
50
51   begin
52     process (clk, reset) begin
53       if (reset = '0') then
54         --Cout <= "0000";
55         START <= '0';
56       elsif (rising_edge(clk)) then
57         START <= '1';
58       end if;
59     end process;
60
61     A1 : FOURBIT_ADDER port map(A=>A, B=>B, C=>temp_result);
62     Cout <= temp_result when (START = '1') else (others => '0');
63
64 end Behavioral;
```

**Run at the same time ...**

# Caution




# Caution

In Same VHD File, Each architecture must be newly defined, **including libraries.**

**It is not C, C++**

XXX.vhd



# Caution

Operator Size must be same

XXX.vhd

```
62 | Cout <= temp_result when (START = '1') else (others => '0');
```

**It is not C, C++**

Others → automatically replicate bits  
ex) if Cout → 4bit, "0000" is assigned



**SAME SIZE**

END ...