RIGITAL LOGIC in VHRL

Index

- -- VHDL explanation
- -- Vivado Installation
- -- Create Project
- -- Simple Adder Example
- -- Caution

VHDL explanation

```
Package (optional)
Entity (design I/O)
Architecture (design function)
                            concurrent statements
   Signal declaration
   Component instantiation statement
   Conditional signal assignment statement
   Selected signal assignment statement
   Generate statement
   Process statement
                            sequential statements
       Variable declaration
       Signal assignment
       Variable assignment
       Procedure call
       If, case, loop, next, exit, return
       Wait statement
```

```
library ieee;
use ieee. std_logic_1164.all;
Package
```

```
architecture rtl of mux21 is
begin
process(a, b, s)
begin
if (s = '0') then
y <= a;
else
y <= b;
end if;
end process;
end rtl;
```

Architecture

Entity


VHDL explanation


In Architecture, there are three description


Dataflow	Structural	Sequential
- LOGIC	- Interconnection between components	- When there is an order
Y <= X AND B;	F1: xxx port map (); F2: xxx port map (); F3: xxx port map (); F4: xxx port map ();	Process () End process;


Download Link: https://www.xilinx.com/support/download.html

- 1) Create Account with school email
- 2) Choose an installer that suits your environment



















Name


Location









Because, we only use simulation..










```
22 ! library IEEE;
23 i use IEEE.STD_LOGIC_1164.ALL;
24
     -- Uncomment the following library declaration if using
     -- arithmetic functions with Signed or Unsigned values
    --use IEEE.NUMERIC_STD.ALL;
28
     -- Uncomment the following library declaration if instantiating
29
     -- any Xilinx leaf cells in this code.
31 ! -- library UNISIM;
32 -- use UNISIM. VComponents.all;
33
34 ⊜ entity test is
         Port ( A : in STD_LOGIC:
               B : in STD_LOGIC:
36 :
                                                                                   Port
               C : out STD_LOGIC_VECTOR (4 downto 0));
37 :
38 ← end test;
39
40 - architecture Behavioral of test is
                                                                                   Contents
41
42
    begin
43
44
45 🖨 end Behavioral;
```

4-Bit Ripple Adder example





4-Bit Ripple Adder example



Port Mapping

How to import and use already designed components

```
34 🖨 entity FOURBIT_ADDER is
         Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
36
                B : in STD_LOGIC_VECTOR (3 downto 0);
               C : out STD_LOGIC_VECTOR (3 downto 0));
37 !
38 A end FOURBIT_ADDER;
39
40 🖨 architecture Behavioral of FOURBIT_ADDER is
    component FULL_ADDER is
         Port ( A : in STD_LOGIC:
42
                B : in STD_LOGIC:
43
44
                Cin : in STD_LOGIC:
                S : out STD_LOGIC:
45
                Cout : out STD_LOGIC);
46
     end component;
     signal c1,c2,c3,over : std_logic;
50
    begin
     A1: FULL_ADDER port map(A => A(O),B => B(O), Cin => 'O',S => C(O),C
     A2: FULL_ADDER port map(A => A(1),B => B(1), Cin => c1 ,S => C(1),C
    A3: FULL_ADDER port map(A => A(2),B => B(2), Cin => c2 ,S => C(2),C
     A4: FULL_ADDER port map(A => A(3),B => B(3), Cin => c3 ,S => C(3),C
57 合 end Behavioral;
```

Component Declartion



Component [name] is port(...);
End component;

Usage

[module name] : [Component_name] port map
 (component_port => [port or signal]);

4-Bit Ripple Adder example

Full Adder (Data flow)

```
26 entity FULL_ADDER is
         Port ( A : in STD_LOGIC;
                B : in STD_LOGIC:
               Cin : in STD_LOGIC:
29
               S : out STD_LOGIC:
30
               Cout : out STD_LOGIC);
    end FULL_ADDER;
33
34 □ architecture Behavioral of FULL_ADDER is
35
     begin
    S <= A XOR B XOR Cin;
     Cout <= (A AND B) OR (Cin AND A) or(Cin AND B);
39
40 🛆 end Behavioral;
```

4bit Adder (Structural)

```
34 entity FOURBIT_ADDER is
         Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
                B : in STD_LOGIC_VECTOR (3 downto 0);
                C : out STD_LOGIC_VECTOR (3 downto D));
     end FOURBIT_ADDER;
39
40 architecture Behavioral of FOURBIT_ADDER is
    component FULL_ADDER is
         Port ( A : in STD_LOGIC;
                B : in STD_LOGIC:
                Cin : in STD_LOGIC:
                S : out STD_LOGIC;
                Cout : out STD_LOGIC);
     end component;
48
     signal c1.c2.c3.over : std_logic;
50
     begin
     A1: FULL_ADDER port map(A => A(O), B => B(O), Cin => 'O', S => C(O), Cout => c1);
     A2: FULL_ADDER port map(A => A(1), B => B(1), Cin => c1 , S => C(1), Cout => c2);
     A3: FULL_ADDER port map(A => A(2), B => B(2), Cin => c2 .S => C(2), Cout => c3);
     A4: FULL_ADDER port map(A => A(3), B => B(3), Cin => c3, S => C(3), Cout => over);
56
     end Behavioral;
```

Top Calculator(**Sequential**) - controller

Reset, Clk

4-Bit Ripple Adder example

```
Port ( reset : in STD_LOGIC:
               clk : in STD_LOGIC:
37
               A : in STD_LOGIC_VECTOR (3 downto 0);
38
               B : in STD_LOGIC_VECTOR (3 downto 0);
               Cout : out STD_LOGIC_VECTOR (3 downto 0));
39
40 ← end TOP_CALCULATOR;
41
42 
architecture Behavioral of TOP_CALCULATOR is
43 🖨 component FOURBIT_ADDER is
        Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
               B : in STD_LOGIC_VECTOR (3 downto 0);
              C : out STD_LOGIC_VECTOR (3 downto 0));
-signal START : std_logic;
    signal temp_result : std_logic_vector(3 downto 0);
50
51
     begin
52 🖨 process (clk, reset) begin
      if (reset = '0') then
       --Cout <= "0000";
        START <= '0';
      elsif (rising_edge(clk)) then
        START <= '1';
      end if:
59 △ end process;
60
    A1 : FOURBIT_ADDER port map(A=>A, B=>B, C=>temp_result);
    Cout <= temp_result when (START = '1') else (others => '0');
64 A end Behavioral;
```

Create Test Bench file → Port map the TOP File

end component;

```
entity testBench is
-- Port ();
end testBench;
architecture Behavioral of testBench is Port mapping TOP File
component TOP CALCULATOR is
   Port ( reset : in STD_LOGIC:
          clk : in STD_LOGIC;
          A : in STD_LOGIC_VECTOR (3 downto 0);
          B : in STD_LOGIC_VECTOR (3 downto 0):
```

Cout : out STD_LOGIC_VECTOR (3 downto 0));

```
signal SYS_CLK: std_logic:= '0';
signal SYS_RESET: std_logic:= '0';
signal DATA_A: std_logic_vector(3 downto 0):= (others => '0');
signal DATA_B: std_logic_vector(3 downto 0):= (others => '0');
signal DATA_C: std_logic_vector(3 downto 0):= (others => '0');
-- Clock period definitions
constant SYS_CLK_period : time := 10 ns;
```

Clock Generation

```
UUT : TOP_CALCULATOR port map(reset => SYS_RESET, clk => SYS_CLK, A => DATA_A, B => DATA_B, Cout => DATA_C)
 -- Clock process definitions
SYS_CLK <= not SYS_CLK after SYS_CLK_period/2;
```

-- Stimulus process


DATA_B <= x"3";


wait:


end process;

```
stim_proc: process
begin
  SYS_RESET <= '0';
   -- hold reset state for 100 ns.
  wait for 100 ns;
                                                  Contents will be here
        SYS RESET <= '1';
                                                 Case 1) 3 + 2
  wait for SYS_CLK_period*10;
        DATA_A <= x"3";
                                                  Case 2) 1 + 1
                             Stimulus Part
        DATA_B <= x"2";
  wait for SYS_CLK_period+10;
                                                  Case 3) 4 + 3
        DATA_A <= x"1";
        DATA_B <= x"1":
  wait for SYS_CLK_period*10;
        DATA_A <= x"4";
```









YOU CAN SEE more comfortable

Radix, Divider, Waveform Style, Color

34 - entity TOP_CALCULATOR is


The primary concurrent statement in VHDL is a process statement.

A number of processes may run at the same simulated time.

It is not C, C++


```
Port ( reset : in STD_LOGIC:
35
36
               clk : in STD_LOGIC:
37
               A : in STD_LOGIC_VECTOR (3 downto 0);
38
                B : in STD_LOGIC_VECTOR (3 downto 0);
39
                Cout : out STD_LOGIC_VECTOR (3 downto 0));
40 ← end TOP_CALCULATOR;
42 architecture Behavioral of TOP_CALCULATOR is
43 - component FOURBIT_ADDER is
         Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
44
                B : in STD_LOGIC_VECTOR (3 downto 0):
45
46
               C : out STD_LOGIC_VECTOR (3 downto 0));
signal START : std_logic;
     signal temp_result : std_logic_vector(3 downto 0);
50
52 ⊝ process (clk, reset) begin
      if (reset = 'O') them
         --Cout <= "0000":
       elsif (rising_edge(clk)) then
         START <= '1';
       end if:
     A1 : FOURBIT_ADDER port map(A=>A, B=>B, C=>temp_result);
     Cout <= temp result when (START = '1') else (others => '0');
64 🖒 end Behavioral:
```

Run at the same time ...



In Same VHD File, Each architecture must be newly defined, including libraries.

XXX.vhd



It is not C, C++

Operator Size must be same

XXX.vhd

It is not C, C++

Others → automatically replicate bits ex) if Cout → 4bit, "0000" is assigned

```
62 | Cout <= temp_result when (START = '1') else (others => '0');
```



SAME SIZE

