

Digital Logic Circuit (SE273 – Fall 2020)

Lecture 6: Hardware Description Languages

Some slides from ICL, Peter Chung

Jaesok Yu, Ph.D. (jaesok.yu@dgist.ac.kr)


Assistant Professor


Department of Robotics Engineering, DGIST




Traditional ways of implementing digital circuit

- Discrete logic based on gates or small silicon
- Tedious, Slow, Expensive, Low Efficiency, Low Readability











Early Integrated Circuits based on Gate Arrays

 Row of Standard gates – Connect or Disconnect between gates to form customer specific circuits



- Can be full-custom
 - Completely fabricated from scratch
- Can-be semi-custom
 - Customization on the metal layers only
- Once fabricated, the design is fixed.

Modern Digital Design - Full custom Integrated Circuits



- Intel Core I9 Die Shot
- >20 billion transistors
- Expensive to design and manufacture
- Highly risky
- Hard to change the design
- Not viable unless the market is huge

- Most applications cannot afford to embark on such a design
 - > FPGA can be solution.



Field Programmable Gate Arrays (FPGAs)

- Combining idea from Programmable Logic Devices (PLDs) and gate arrays
- First introduced by Xilinx (1985)
- Pros
 - Fast (Parallelism)
 - Flexibility
 - Power-efficient
 - Low prototyping cost








Applications


- ASIC/DSP prototyping (Simulation > FPGA Hardware > ASIC/DSP Hardware)
- A.I. accelerator: FPGA vs GPGPU
 - Pros: Performance / Power efficiency / Heat
 - Cons: Requiring hardware design knowledge.
 - (Recently, compiler from C language to HDL was released but you still need to know hardware design skill to achieve high performance.)



Field Programmable Gate Array (FPGA)

Architecture






Basic FPGA Architecture

Modern FPGA Architecture



Field Programmable Gate Array (FPGA)






Field Programmable Gate Array (FPGA)

- Look-up table (LUT) This element performs logic operations.
- Flip-Flop (FF) This register element stores the result of the LUT.
- Wires These elements connect elements to one another.
- Input/Output (I/O) pads These physical ports get data in and out of the FPGA.




Look-up Table (LUT)

- LUT: The basic building block of an FPGA and is capable of implementing any logic function of N Boolean variables. (In modern Xilinx FPGA, N = 6)
- Truth Table! (Download a BITSTREAM, which is not a PROGRAM)
- NOTE: Discrete logic gates do not actually exist inside of an FPGA!






- Configurable Logic Block (CLB)
 - Based around Look-up Tables
 - Optional D-Flipflop at the output of the LUT
 - Special Circuit for cascading logic blocks (ex, carry-chain)



CLB with 4-input LUT and D-flipflop





Configurable Logic Block (CLB)

> Two side-by-side slices per CLB


- Slice_M are memory-capable
- Slice_L are logic and carry only


Four 6-input LUTs per slice

- Consistent with previous architectures
- Single LUT in Slice_M can be a 32-bit shift register or 64 x 1 RAM

Two flip-flops per LUT

Excellent for heavily pipelined designs








Configurable Logic Block (CLB)







VU19P

9M System Logic Cells
3rd Gen SSI technology

2019

20 nm





VU440

5.5M System Logic Cells 2nd Gen SSI technology

Capacity + Routability

7V2000T

28 nm

2M System Logic Cells 1st Gen SSI technology

2011

© Copyright 2019 Xilinx

2015

E XILINX.





Programmable Routing (Switching Matrix)

- Between rows and columns of logic blocks are wiring channels
- Programmable a logic block pin can be connected to one of many wiring tracks through programmable switch

Each wire segment can be connected in one of

many ways








Programmable Routing (Switching Matrix)

- At each interconnect site, there is a transistor switch which is default OFF (not conducting)
- Each switch is controlled by the output of a 1-bit configuration register
- Configuring the routing is simply to put a '1' or '0' in this register to control the routing switches
- Configuration is volatile
- "Bitstream" is either stored on local flash memory or download via computer
- Configuration happens on Power-up



Modern FPGA





Kintex-7 FPGA Feature Summary

Table 6: Kintex-7 FPGA Feature Summary by Device

	Logio	Configurable Logic Blocks (CLBs)		DSP	Bloc	ck RAM Blocks ⁽³⁾					XADC	Total I/O	Max
Device	Logic Cells	Slices ⁽¹⁾	Max Distributed RAM (Kb)	Slices ⁽²⁾	18 Kb	36 Kb	Max (Kb)	CMTs ⁽⁴⁾	PCle ⁽⁵⁾	GTXs	Blocks	Banks ⁽⁶⁾	User I/O ⁽⁷⁾
XC7K70T	65,600	10,250	838	240	270	135	4,860	6	1	8	1	6	300
XC7K160T	162,240	25,350	2,188	600	650	325	11,700	8	1	8	1	8	400
XC7K325T	326,080	50,950	4,000	840	890	445	16,020	10	1	16	1	10	500
XC7K355T	356,160	55,650	5,088	1,440	1,430	715	25,740	6	1	24	1	6	300
XC7K410T	406,720	63,550	5,663	1,540	1,590	795	28,620	10	1	16	1	10	500
XC7K420T	416,960	65,150	5,938	1,680	1,670	835	30,060	8	1	32	1	8	400
XC7K480T	477,760	74,650	6,788	1,920	1,910	955	34,380	8	1	32	1	8	400

Notes

- 1. Each 7 series FPGA slice contains four LUTs and eight flip-flops; only some slices can use their LUTs as distributed RAM or SRLs.
- 2. Each DSP slice contains a pre-adder, a 25 x 18 multiplier, an adder, and an accumulator.
- 3. Block RAMs are fundamentally 36 Kb in size; each block can also be used as two independent 18 Kb blocks.
- Each CMT contains one MMCM and one PLL.
- Kintex-7 FPGA Interface Blocks for PCI Express support up to x8 Gen 2.
- 6. Does not include configuration Bank 0.
- This number does not include GTX transceivers.

Table 7: Kintex-7 FPGA Device-Package Combinations and Maximum I/Os

Package ⁽¹⁾	1	FBG484	1	FBG676 ⁽²⁾		FFG676 ⁽²⁾		FBG900 ⁽³⁾		FFG900 ⁽³⁾		FFG901		FFG1156									
Size (mm)		23 x 23			27 x 27	•		27 x 27	,		31 x 31			31 x 31			31 x 31			35 x 35	,		
Ball Pitch (mm)		1.0			1.0			1.0			1.0			1.0			1.0			1.0			
Device	GTX (4)	I/	0	GTX (4)	V	0	GTX	V	0	GTX (4)	V	0	GTX	I/O		CTV I/O		gтх	V	0	GTX	I/	o
Device	(4)	HR ⁽⁵⁾	HP(6)	(4)	HR ⁽⁵⁾	HP ⁽⁶⁾	GIX	HR ⁽⁵⁾	HP ⁽⁶⁾	(4)	HR ⁽⁵⁾	HP ⁽⁶⁾	uix.	HR ⁽⁵⁾	HP(6)	GIA	HR ⁽⁵⁾	HP ⁽⁶⁾	GIA	HR ⁽⁵⁾	HP(6)		
XC7K70T	4	185	100	8	200	100																	
XC7K160T	4	185	100	8	250	150	8	250	150														
XC7K325T				8	250	150	8	250	150	16	350	150	16	350	150								
XC7K355T																24	300	0					
XC7K410T				8	250	150	8	250	150	16	350	150	16	350	150								
XC7K420T																28	380	0	32	400	0		
XC7K480T																28	380	0	32	400	0		

Notes

- 1. All packages listed are Pb-free (FBG, FFG with exemption 15). Some packages are available in Pb option.
- Devices in FBG676 and FFG676 are footprint compatible.
- Devices in FBG900 and FFG900 are footprint compatible.
- GTX transceivers in FB packages support the following maximum data rates: 10.3Gb/s in FBG484; 6.6Gb/s in FBG676 and FBG900. Refer to Kintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics (DS182) for details.
- HR = High-range I/O with support for I/O voltage from 1.2V to 3.3V.
- HP = High-performance I/O with support for I/O voltage from 1.2V to 1.8V.



Hardware Description Languages (HDLs)

Verilog: always @({S0,S1}, A, B, C, D) case ({S0,S1}) 2'b00: Y = A; 2'b01: Y = B;2'b10: Y = C;2'b11: Y = D:

Verilog	VHDL
ASIC Designs	FPGA Designs
Weakly Typed	Strongly Typed
Low Verbosity	High Verbosity
Partially Deterministic	Very Deterministic
More "C" like	Non "C" like

2	process ((SO,S1),A,B,C,D)
3	begin
4	case (S0, S1), is
5	when "00" => Y <= A;
6	when "01" => Y <= B;
7	when "10" => Y <= C;
8	when "11" => Y <= D;
9	when others => Y <= A;

end case: end process; VHDL:

IEEE standard (1364)

IEEE standard (1076)

(https://standards.ieee.org/standard/1364-2005.html)

(https://standards.ieee.org/standard/1076-2019.html)

Originated from Cadence (Industry) Originated from USA DoD

Other HDL...


- ABEL (Advanced Boolean Expression Language)
- AHDL (Altera HDL)
- JHDL (Java HDL)
- MyHDL (Python-based HDL).
- Etc.

V = *Very-High-Speed Integrated Circuits*



HDLs and Synthesis

 Hardware Description Language (HDL) is a convenient, deviceindependent representation of digital logic



- HDL description is compiled into a netlist
- Synthesis optimizes the logic

ASIC

(Custom ICs)

Mapping targets a specific hardware platform




Synthesis and Mapping

 Infer macros: choose FPGA macros that efficiently implement various parts of the HDL code

```
always @ (posedge clk)
begin
count <= count + 1;
end
...
```

HDL Code

"This section of code looks like a counter. My FPGA has some of those..."




Inferred Macro



Synthesis and Mapping

 Place-and-Route: with area and/or speed in mind, choose the needed macros by location and route the interconnect



"This design only uses 10% of the FPGA. Let's use the macros in one corner to minimize the distance between blocks."


REBOTICS

VHDL

- VHDL = VHSIC Hardware Description Language
 - VHSIC = Very High-Speed Integrated Circuit
- Developed in 1980's by US DOD
- ANSI/IEEE Standard 1076
- VHDL descriptions can be synthesized and implemented in programmable logic
 - NOTE: Synthesis tools can accept only subset of VHDL
- Some useful rules
 - VHDL is not case sensitive
 - Identifier must start with a letter
 - All statements end with a semi-colon
 - Comments precede with (--)
 - "<= " signal assignment
 - ":=" variable assignment
 - Signals have a one-time value set associated to it at any time.




VHDL Hierarchy





VHDL structure





- LIBRARY declarations
 - Contains a list of all libraries to be used in the design. (ex:ieee,std,work.etc)
- ENTITY
 - Specifies the I/O pins of the circuit
- ARCHITECTURE
 - Contains the VHDL code proper, which describes how the circuit should behave(function)



VHDL structure

- LIBRARY declarations (like stdio.h in C language)
 - usually needed in a design
 - LIBRARY ieee;
 - LIBRARY std;
 - USE std.standard.all;
 - LIBRARY work;
 - USE work.all;




VHDL structure 1: Library Packages

- 'std_logic_1164' package
 - std_logic (BIT)
 - std_logic_vector (MULTI-BITS)
 - integer
- 'numeric_std' package
 - Mathematical operation & Signed/Unsigned
- 'textio' and 'std_logic_textio'
 - Used in testbench to write and read the data to the file
- Others
 - Fixed point & floating point...



Data Type





Enumerated type

- type std_logic is ('U', 'X', '0', '1', 'Z', 'W', 'L', 'H', '-'); Represent "Wire" • 1: Logic 1 • 0: Logic 0 U: Uninitialized X: Unknown • Z: High-Z W: Weak signal, (can't tell if 0 or 1) L: Weak 0, pull down H: Weak 1, pull up -: Don't care
- type std_ulogic is ('U', 'X', '0', '1', 'Z', 'W', 'L', 'H', '-');
- type state is (STATE1, STATE2, STATE 3,..);
- type boolean is (false,true); / type bit is ('0', '1');



std_logic vs std_logic_vector

- std_logic
 - 1 bit / 8 values

- std_logic_vector
 - downto / to

std_logic_vector(7 downto 0)

A(7) MSB	A(6)	A(5)	A(4)	A(3)	A(2)	A(1)	A(0) LSB
-------------	------	------	------	------	------	------	-------------

std_logic_vector(0 to 7)

A(0) MSB	A(1)	A(2)	A(3)	A(4)	A(5)	A(6)	A(7) LSB
-------------	------	------	------	------	------	------	-------------

Represent "Wire"



Signal assignments

- constant a: integer := 523;
- signal b: std_logic_vector(11 downto 0);

```
b <= "00000010010";
b <= B"00000010010";
b <= B"0000_0001_0010";
b <= X"012";
b <= O"0022";
```



Built-in operators

- Logic operators
 - AND, OR, NAND, NOR, XOR, XNOR (XNOR in VHDL'93 only!!)
- Relational operators

Operators	Means	Operators	Means
=	Equal to	/=	Not equal to
<	Less than	>	Greater than
<=	Less than or equal to	>=	Greater than or equal to

- Addition operators
 - +, -, &
- Multiplication operators (DON'T USE IN THIS TERM PROJECT)
 - *, /, mod, rem
- Miscellaneous operators
 - **, abs, not



Assign operators

Assign a value a SIGNAL



Assign a value a VARIABLE, CONSTANT, or GENERIC, establishing initial values



Assign a values to individual vector elements or with OTHERS






example

```
20 library IEEE;
21 use IEEE.STD LOGIC 1164.ALL;
22 use IEEE.STD LOGIC ARITH.ALL;
23 use IEEE.STD LOGIC UNSIGNED.ALL;
25 --- Uncomment the following library declaration if ins
26 --- any Xilinx primitives in this code.
27 -- library UNISIM;
28 -- use UNISIM. VComponents.all;
30 entity test1 is
   Port ( m a : in STD LOGIC VECTOR(3 downto 0);
   m b : in STD LOGIC VECTOR(3 downto 0);
          m c : in STD LOGIC;
          m x : out STD LOGIC VECTOR (3 downto 0);
           m y : out STD LOGIC VECTOR(6 downto 0));
36 end test1;
37
38 architecture Behavioral of test1 is
40 signal s tmp1 : std logic vector(3 downto 0);
41 signal s tmp2 : std logic;
43 begin
45 s tmp1 <= m a + m b;
46 s tmp2 <= not m c;
48 m y(6 downto 3) <= "0101"; -- or x"5"
49 m y(2) <= s tmp2 and s tmp1(3);</pre>
50 m y(1 downto 0) <= s tmp1(3 downto 2);
52 m x(3) <= '1';
53 m x(2 downto 0) <= "010";
54
56 end Behavioral;
57
```



VHDL structure 2: Entity Declaration

- An entity declaration describes the interface of the component.
- PORT clause indicates input and output ports.
- An entity can be thought of as a symbol for a component.





VHDL structure 3: Port Declaration

- PORT declaration establishes the interface of the object to the outside world.
- Three parts of the PORT declaration
 - Name
 - Any identifier that is not a reserved word.
 - Mode
 - In, Out, Inout, Buffer
 - Data type
 - Any declared or predefined datatype.
- Sample PORT declaration syntax:

```
ENTITY test IS
    PORT( name : mode data_type);
END test;
```

```
ENTITY nand_gate IS

port ( x, y : IN STD_LOGIC;
 z : OUT STD_LOGIC);

END nand_gate;


x

y
```



VHDL structure 4: Architecture Declaration


- Architecture declarations describe the operation of the component.
- Many architectures may exist for one entity, but only one may be active at a time.
- An architecture is similar to a schematic of the component.






VHDL code structure : example

```
-- Revision:
    -- Revision 0.01 - File Created
    -- Additional Comments:
18
19
20
    library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
    use IEEE.STD LOGIC ARITH.ALL;
    use IEEE.STD LOGIC UNSIGNED.ALL;
23
24
    ---- Uncomment the following library declaration if instantiating
    ---- any Xilinx primitives in this code.
    --library UNISIM;
    --use UNISIM.VComponents.all;
29
30
    entity test1 is
        Port ( m a : in STD_LOGIC;
31
                m b : in STD LOGIC;
32
               m c : in STD LOGIC;
33
                m y : out STD LOGIC);
34
35
    end test1;
36
37
    architecture Behavioral of test1 is
38
39
    signal s tmp : std logic;
40
41
    begin
42
43
    s tmp <= not m b;
    m_y <= (m_a and s_tmp) or (m_b and m_c);</pre>
44
45
    end Behavioral:
47
```






Combinational logic vs Sequential Logic





Modeling Styles

- There are three modeling styles:
 - Dataflow (Combinational)
 - LOGIC
 - Behavioral (Sequential)
 - Only PROCESS statement
 - Structural
 - Interconnection between components





Modeling Styles

- Register-Transfer Level (RTL) Design
 - When designing digital integrated circuits with a HDL, the designs are usually engineered at a higher level of abstraction than transistor or logic gate level
 - But, a gate-level logic implementation (RTL design) is sometimes preferred.
 - This level describes the logic in terms of registers and the Boolean equations for the combinational logic between registers
 - For a combinational system there are no registers and the RTL logic consists only of combinational logic



Modeling Styles

Design	Statement	VHDL
Sequential (Flip-flops and Logic gates)	Sequential statements only	if
		case
		loop
		wait
Combinational (Logic gates Only)	Concurrent and Sequential	not/and/or/nand/nor/xor/xnor
		when-else
		with-select
		generate




Concurrent vs Sequential Statements in VHDL

- Two different types of execution: sequential and concurrent.
- Different types of execution are useful for modeling of real hardware.
 - Supports various levels of abstraction.
- Sequential statements view hardware from a "programmer" approach.
- Concurrent statements are order-independent and asynchronous.




Example: XOR-gate in Sequential Style



```
process(a,b)
begin
    if (a/=b) then
        q <= '1';
    else
        q <= '0';
    end if;
end process;</pre>
```




Example: XOR-gate in Dataflow Style



```
q <= a xor b;
Or in behavioral data flow style:
   q <= '1' when a/=b else '0';</pre>
```




Example: XOR-gate in Structural Style



```
u1: inverter port map (a,ai);
u2: inverter port map (b,bi);
u3: and_gate port map (ai,b,t3);
u4: and_gate port map (bi,a,t4);
u5: or_gate port map (t3,t4,q);
```




Example: Half-adder in Sequential Style



```
library ieee;
      use ieee.std logic 1164.all;
      entity half_adder is
        port (a, b: in std_logic;
          sum, carry_out: out std_logic);
        end half adder;
      architecture behavior of half_adder is
10.
        begin
          ha: process (a, b)
12.
          begin
            if a = '1' then
               sum <= not b;
15.
              carry_out <= b;
16.
17.
               sum <= b;
              carry_out <= '0';
18.
19.
            end if:
20.
          end process ha;
21.
       end behavior:
```



Example: XOR-gate in Dataflow Style




```
1. library ieee;
2. use ieee.std_logic_1164.all;
3.
4. entity half_adder is
    port (a, b: in std_logic;
        sum, carry_out: out std_logic);
    end half_adder;
8.
9. architecture dataflow of half_adder is
10. begin
11. sum <= a xor b;
    carry_out <= a and b;
12. end dataflow;</pre>
```



Example: XOR-gate in Structural Style

```
    u1: xor_gate port map (a, b, sum);
    u2: and_gate port map (a, b, carry_out);
```



```
library ieee;
      use ieee.std logic 1164.all;
      entity half adder is
                                               -- Entity declaration for half adder
        port (a, b: in std logic;
          sum, carry out: out std logic);
      end half adder;
      architecture structure of half adder is -- Architecture body for half adder
10.
11.
        component xor gate
                                              -- xor component declaration
          port (i1, i2: in std logic;
12.
13.
            ol: out std logic);
        end component;
14.
15.
        component and gate
                                           -- and component declaration
16.
17.
          port (i1, i2: in std logic;
            ol: out std logic);
18.
19.
        end component;
20.
21.
      begin
         u1: xor gate port map (i1 => a, i2 => b, o1 => sum);
23.
         u2: and gate port map (i1 => a, i2 => b, o1 => carry out);
      -- We can also use Positional Association
24.
      -- => u1: xor gate port map (a, b, sum);
25.
            => u2: and_gate port map (a, b, carry_out);
      end structure:
```



Combinational: WHEN – Simple and Selected

- WHEN is a fundamental concurrent statements
- WHEN / ELSE Simple WHEN

```
assignment WHEN condition ELSE assignment WHEN condition ELSE ...;
```

- In WITH / SELECT / WHEN,
 - OTHERS, UNAFFECTED are often useful

```
Example:

---- With WHEN/ELSE -----

outp <= "000" WHEN (inp='0' OR reset='1') ELSE

"001" WHEN ctl='1' ELSE

"010";

--- With WITH/SELECT/WHEN -----

WITH control SELECT

output <= "000" WHEN reset,

"111" WHEN set,


UNAFFECTED WHEN OTHERS;
```



Combinational: WHEN – Simple and Selected

• Example: Multiplexer

```
1 ----- Solution 1: with WHEN/ELSE ------
  LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  ENTITY mux IS
     PORT ( a, b, c, d: IN STD LOGIC;
            sel: IN STD_LOGIC_VECTOR (1 DOWNTO 0);
            y: OUT STD LOGIC);
  END mux;
11 ARCHITECTURE mux1 OF mux IS
12 BEGIN
     y <= a WHEN sel="00" ELSE
   b WHEN sel="01" ELSE
   c WHEN sel="10" ELSE
16
       d;
17 END mux1;
```






Combinational: WHEN – Simple and Selected

Example: Encoder

```
1 --- Solution 1: with WHEN/ELSE ------
  LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  ENTITY encoder IS
      PORT ( x: IN STD_LOGIC_VECTOR (7 DOWNTO 0);
            y: OUT STD_LOGIC_VECTOR (2 DOWNTO 0));
  END encoder;
10 ARCHITECTURE encoder1 OF encoder IS
11 BEGIN
      y <= "000" WHEN x="00000001" ELSE
            "001" WHEN x="00000010" ELSE
13
14
            "010" WHEN x="00000100" ELSE
15
            "011" WHEN x="00001000" ELSE
16
            "100" WHEN x="00010000" ELSE
17
            "101" WHEN x="00100000" ELSE
18
            "110" WHEN x="01000000" ELSE
19
            "111" WHEN x="10000000" ELSE
            "ZZZ";
20
21 END encoder1;
```





Sequential Statements

- Sequentially Code are executed sequentially.
 - -With Sequential Code, We can build Sequential Circuits as well as Combinational Circuits.
 - -Allow only in **PROCESSES**, **FUNCTIONS**, and **PROCEDURES**.



Sequential Statements

Syntax

```
PROCESS(sensitivity_list)
declarations;

BEGIN
sequential statement;
sequential statement;
....
END PROCESS;
```

Sensitivity List

- It is a list of signals to which the process responds. (i.e., is "sensitive to")
- If you put all input signals into the sensitivity list, a synthesizer will make it to combinational circuit. (But, it's easy to make mistake. Don't recommend.)
- For Synchronous design, put only "CLOCK" and "reset" (if you want to design asynchronous reset)



Sequential Statements

Example

```
entity top_test is
       Port ( reset : in std logic;
             clk : in std logic;
            en : in std logic;
37
            cnt val : out std logic vector(3 downto 0));
    end top_test;
    architecture Behavioral of top_test is
    signal s_cntval : std_logic_vector(3 downto 0);
    begin
45
                                      Synchronous Design (+ Asynchronous Reset)
    process (reset, clk)
       if reset='0' then
49
          s cntval <= "00000";
       elsif rising edge(clk) then
          if en='1' then
             s_cntval <= s_cntval + '1';
53
          end if:
       end if:
    end process;
56
57
    cnt_val <= s_cntval;
59
    end Behavioral;
61
```



Sequential Statements 1: IF

Syntax

```
IF conditions THEN assignments;
ELSIF conditions THEN assignments;
...
ELSE assignments;
END IF;
```

Example

```
IF (x<y) THEN temp <="11111111";
ELSIF (x=y AND w='0') THEN temp <="11110000";
ELSE temp <=(OTHERS =>'0');
```



Sequential Statements 2: CASE

Syntax

```
CASE identifier IS

WHEN value => assignments;

WHEN value => assignments;
...

END CASE;
```

Example

```
CASE control IS

WHEN "00" => x<=a; y<=b;

WHEN "01" => x<=b; y<=c;

WHEN OTHERS => x<="0000"; y<="ZZZZZ";

END CASE;
```



Sequential Statements 2: CASE vs IF

- STATEMENT Type
 - CASE: Concurrent Code
 - IF: Sequential Code

- The IF/ELSE statement might infer the construction of an unnecessary priority decoder. (which would never occur with CASE)
 - > It cause NEGATIVE CONSEQUENCE.!



Sequential Statements 2: CASE vs IF

Example – The Codes below implement the same circuit.

```
CASE sel IS

WHEN "00" => x<=a;

WHEN "01" => x<=b;

WHEN "10" => x<=c;

WHEN OTHERS => x<=d;

END CASE;
```

```
IF (sel="00") THEN x<=a; 1st priority

ELSIF (sel="01") THEN x<=b;

ELSIF (sel="10") THEN x<=c;

ELSE x<=d; Last priority

END IF;
```



Sequential Statements 2: CASE vs WHEN

	WHEN	CASE
Statement type	Concurrent	Sequential
Usage	Only outside PROCESSES, FUNCTIONS or PROCEDURES	Only inside PROCESSES, FUNCTIONS or PROCEDURES
All permutations must be tested	Yes for WITH/SELECT/WHEN	Yes
Max # of Assignments per test	1	Any
No-Action Key- Word	UNAFFECTED	NULL



Sequential Statements 2: CASE vs WHEN

Example – Equiv. Code from a **functional** point of view.

```
CASE sel IS

WHEN "000" => x<=a;

WHEN "001" => x<=b;

WHEN "010" => x<=c;

WHEN OTHERS => NULL;

END CASE;
```

```
WITH sel SELECT

x <= a WHEN "000",

b WHEN "001",

c WHEN "010",

UNAFFECTED WHEN OTHERS;
```



Sequential Statements 3: WAIT (for testbench)

Syntax

```
PROCESS // No Sensitivity List!
...
WAIT UNTIL signal_condition;
WAIT ON signal1 [, signal2, ... ];
WAIT FOR time;
```

- For use WAIT statement, No Sensitivity List.
- **WAIT UNTIL**: accepts only one signal.
- **WAIT ON**: accept multiple signal.
- **WAIT FOR:** waiting for specific time. (simulation only.)

Example.

- WAIT UNTIL: WAIT UNTIL (clk'EVENT AND clk='1')
- WAIT ON: WAIT ON clk, rst;
- WAIT FOR: WAIT FOR 5ns;




Sequential Statements Example: Flip-flop

```
entity top_test is
       Port ( reset : in std logic;
35
             clk : in std_logic;
36
37
             en : in std logic;
             din : in std logic vector(3 downto 0);
38
             dout : out std logic vector(3 downto 0));
39
    end top_test;
41
    architecture Behavioral of top test is
43
    begin
45
    process (reset, clk)
47
   begin
       if reset='0' then
48
          dout <= "00000";
49
50
   elsif rising edge(clk) then
          if en='1' then
51
             dout <= din;
52
          end if:
53
       end if:
54
    end process;
55
56
    end Behavioral;
```



State Machine Example: (Moore)



Declaration

```
ENTITY state_machine IS
   PORT(
               : IN
                      STD_LOGIC:
      clk
               : IN
                      STD_LOGIC:
      input
               : IN
                      STD_LOGIC:
      reset
                      STD_LOGIC_VECTOR(1 downto 0));
               : OUT
      output
END state_machine;
ARCHITECTURE a OF state_machine IS
   TYPE STATE_TYPE IS (s0, s1, s2);
                 : STATE TYPE;
   SIGNAL state
```

State Machine

```
BEGIN
   PROCESS (clk, reset)
   BEGIN
      IF reset = '1' THEN
         state <= s0;
      ELSIF (cik'EVENT AND cik = '1') THEN
         CASE state IS
            WHEN s0=>
               IF input = '1' THEN
                  state <= s1;
               ELSE
                  state <= s0;
               END IF:
            WHEN s1=>
               IF input = '1' THEN
                  state <= s2;
               ELSE
                  state <= s1;
               END IF:
            WHEN s2=>
               IF input = '1' THEN
                  state <= s0;
               FLSE
                  state <= s2;
               END IF:
         END CASE;
      END IF:
   END PROCESS:
```

Output Decoder

```
PROCESS (state)

BEGIN

CASE state IS

WHEN s0 =>

output <= "00";

WHEN s1 =>

output <= "01";

WHEN s2 =>

output <= "10";


END CASE;

END PROCESS;

END a;
```



Example : Mealy Machine



begin

```
parity <= '1'
      end if;
when others =>
      parity <= '0';
end case;
```

```
next_state <= S1;
                  end if;
            when others =>
                  next_state <= S0;
            end case;
end process;
```



01

Example : Moore Machine

type state_type is (S0, S1);

SYNC_PROC : process (clk)


else

end if;

begin

begin

end process;




end case;

end process;



Testbenches





Testbenches

```
ENTITY tb lat4 IS
    END tb lat4;
37
    ARCHITECTURE behavior OF tb lat4 IS
39
40
        -- Component Declaration for the Unit Under Test (UUT)
41
42
        COMPONENT lat4
43
        PORT (
44
             reset : IN std logic;
             clk : IN std logic;
45
46
             en : IN std logic;
             din : IN std logic vector (3 downto 0);
47
             dout : OUT std logic vector (3 downto 0)
48
49
            );
50
        END COMPONENT;
                                                  Initial values
51
52
53
       --Inputs
       signal reset : std logic := '0';
54
       signal clk : std logic := '0';
55
       signal en : std logic := '0';
56
       signal din : std logic vector(3 downto 0) := (others => '0');
57
58
59
       --Outputs
60
       signal dout : std logic vector(3 downto 0);
61
62
       -- Clock period definitions
63
       constant clk_period : time := 10 ns;
64
65
    BEGIN
66
       -- Instantiate the Unit Under Test (UUT)
67
68
       uut: lat4 PORT MAP (
69
              reset => reset,
              clk => clk,
70
71
              en => en,
72
              din => din,
73
              dout => dout
```

```
75
 76
        -- Clock process definitions
                                              Clock generation
 77
        clk process :process
        begin
 78
 79
           clk <= '0';
           wait for clk_period/2;
 80
           clk <= '1';
 81
 82
           wait for clk period/2;
 83
        end process:
 84
 85
                                         Input timing control
 86
        -- Stimulus process
 87
        stim proc: process
 88
        begin
           -- hold reset state for 100 ns Input
 89
 90
           wait for 100 ns;
 91
 92
              reset <= '1';
 93
           wait for 50 ns;
 94
              din <= "0101";
              en <= '1';
 95
 96
 97
           wait for 50 ns;
              din <= "1010";
 98
 99
100
           wait for 50 ns;
              en <='0';
101
102
              din <= "0110";
103
104
           wait for clk period*10;
105
106
           -- insert stimulus here
107
108
           wait:
109
        end process:
110
111 END;
112
```



Testbenches - Simulation

```
-- Clock period definitions
        constant clk_period : time := 10 ns;
        -- Clock process definitions
        clk process :process
        begin
           clk <= '0';
           wait for clk period/2;
           clk <= '1':
           wait for clk period/2;
        end process:
        -- Stimulus process
        stim proc: process
        begin
           -- hold reset state for 100 ns.
           wait for 100 ns;
              reset <= '1' 5
           wait for 50 ns;
              din <= "0101";
              en <= '1';
           wait for 50 ns;
              din <= "1010";
           wait for 50 ns;
              en <='0';
              din <= "0110";
           wait for clk_period*10;
           -- insert stimulus here
           wait:
        end process:
111 END:
```

63

75

76 77

78

79

80

81

82

83 84

85 86

87

88

89

90 91

92 93

94

95 96 97

98 99

100

101

102 103


104 105

106 107

108

109 110

112





Helpful websites

FPGA designs with VHDL

https://vhdlguide.readthedocs.io/en/latest/index.html

VHDL Tutorial, University of Pennsylvania (Jan Van der Spiegel)

https://www.seas.upenn.edu/~ese171/vhdl/vhdl_primer.html