







Wait / sync Target post Final logits Postprocess Context P2 Target ready
Prepare Proxy / launch Accept Unlabelled gap P1 Proxy wait Proxy received
Target pre Proxy compute Commit Miss draft

Stage means are diagnostics, not final TPS. Proxy side-stream work is a separate lane, never added to the target stack.
Blank timeline gaps are retained; no common hit/miss compute cost is imposed. Cross-GPU times use recorded CPU/CUDA anchors.