







Wait / sync    Accept prepare    Miss response    Request    Send response    SSD decode    Target ready  
Target verify    Postprocess    Context    Cache response    SSD build    Cache insert    Proxy received  
Accept    Unlabelled gap

Stage means are diagnostics, not final TPS. Proxy side-stream work is a separate lane, never added to the target stack.  
Blank timeline gaps are retained; no common hit/miss compute cost is imposed. Cross-GPU times use recorded CPU/CUDA anchors.