







Wait / sync Prepare Target pre Target post Proxy / launch Final logits Postprocess Accept Commit Unlabelled gap Miss draft Context P1 P2 Proxy wait Target ready Proxy received

Stage means are diagnostics, not final TPS. Proxy side-stream work is a separate lane, never added to the target stack.
Blank timeline gaps are retained; no common hit/miss compute cost is imposed. Cross-GPU times use recorded CPU/CUDA anchors.