







Wait / sync Accept prepare Miss response Cache response SSD decode Previous SSD decode Target ready
Target verify Postprocess Context Send response Cache insert Previous cache insert Proxy received
Accept Unlabelled gap Request SSD build

Stage means are diagnostics, not final TPS. Proxy side-stream work is a separate lane, never added to the target stack.
Blank timeline gaps are retained; no common hit/miss compute cost is imposed. Cross-GPU times use recorded CPU/CUDA anchors.