







Wait / sync Proxy / launch Postprocess Miss draft P1 Proxy wait Target ready
Target pre Final logits Unlabelled gap Context P2 Previous P2 Proxy received
Target post

Stage means are diagnostics, not final TPS. Proxy side-stream work is a separate lane, never added to the target stack.
Blank timeline gaps are retained; no common hit/miss compute cost is imposed. Cross-GPU times use recorded CPU/CUDA anchors.