


LayerSkip Llama2-13B + AMD-Llama-135M
Component latency, phase deadlines, and every measured step


exit 23 (0-based) | K1/K2 6/3 | G=M DS/PS 12/8 | C=3 | last | target GPUs=2 + draft GPU=1 | B=1, BF16, T=0.7

Measured v1.0 / 59f46511 / eslab18 RTX3090 / 4 profiled turns, 444 eligible steps / output cap 256











CUDA-event elapsed spans include queue/host stalls; not GPU busy time. Nested/overlapping components are NOT additive.


LayerSkip Llama2-13B + AMD-Llama-135M
P1 hit / P2 hit / miss — component distributions and phase composition


exit 23 (0-based) | K1/K2 6/3 | G=M DS/PS 12/8 | C=3 | last | target GPUs=2 + draft GPU=1 | B=1, BF16, T=0.7

Measured v1.0 / 59f46511 / eslab18 RTX3090 / 4 profiled turns, 444 eligible steps / output cap 256










CUDA-event elapsed spans include queue/host stalls; not GPU busy time. Nested/overlapping components are NOT additive.


LayerSkip Llama2-13B + AMD-Llama-135M
P1 hit / p25 target-step duration / request 4, UID 288_t0, step 20

exit 23 (0-based) | K1/K2 6/3 | G=M DS/PS 12/8 | C=3 | last | target GPUs=2 + draft GPU=1 | B=1, BF16, T=0.7

Measured v1.0 / 59f46511 / eslab18 RTX3090 / 4 profiled turns, 444 eligible steps / output cap 256

valid proposal nodes=12, AL incl. recovery=1; DS margin +2.028 ms (estimated); PS margin +0.797 ms; next outcome P2 hit






Colored bars: raw CUDA-event elapsed spans. Black lines below: CPU dispatch. No clock shift / no minimum bar-width inflation. Nested rows are NOT additive.


LayerSkip Llama2-13B + AMD-Llama-135M
P1 hit / p50 target-step duration / request 1, UID 84_t0, step 68

exit 23 (0-based) | K1/K2 6/3 | G=M DS/PS 12/8 | C=3 | last | target GPUs=2 + draft GPU=1 | B=1, BF16, T=0.7

Measured v1.0 / 59f46511 / eslab18 RTX3090 / 4 profiled turns, 444 eligible steps / output cap 256

valid proposal nodes=12, AL incl. recovery=5; DS margin +2.302 ms (estimated); PS margin +0.743 ms; next outcome Miss






Colored bars: raw CUDA-event elapsed spans. Black lines below: CPU dispatch. No clock shift / no minimum bar-width inflation. Nested rows are NOT additive.


LayerSkip Llama2-13B + AMD-Llama-135M
P1 hit / p75 target-step duration / request 3, UID 128_t0, step 64

exit 23 (0-based) | K1/K2 6/3 | G=M DS/PS 12/8 | C=3 | last | target GPUs=2 + draft GPU=1 | B=1, BF16, T=0.7

Measured v1.0 / 59f46511 / eslab18 RTX3090 / 4 profiled turns, 444 eligible steps / output cap 256

valid proposal nodes=12, AL incl. recovery=7; DS margin +2.235 ms (estimated); PS margin +0.660 ms; next outcome P1 hit






Colored bars: raw CUDA-event elapsed spans. Black lines below: CPU dispatch. No clock shift / no minimum bar-width inflation. Nested rows are NOT additive.


LayerSkip Llama2-13B + AMD-Llama-135M
P2 hit / p25 target-step duration / request 2, UID 244_t0, step 109

exit 23 (0-based) | K1/K2 6/3 | G=M DS/PS 12/8 | C=3 | last | target GPUs=2 + draft GPU=1 | B=1, BF16, T=0.7

Measured v1.0 / 59f46511 / eslab18 RTX3090 / 4 profiled turns, 444 eligible steps / output cap 256

valid proposal nodes=8, AL incl. recovery=1; DS margin +2.215 ms (estimated); PS margin +0.092 ms; next outcome P1 hit






Colored bars: raw CUDA-event elapsed spans. Black lines below: CPU dispatch. No clock shift / no minimum bar-width inflation. Nested rows are NOT additive.


LayerSkip Llama2-13B + AMD-Llama-135M
P2 hit / p50 target-step duration / request 4, UID 288_t0, step 127

exit 23 (0-based) | K1/K2 6/3 | G=M DS/PS 12/8 | C=3 | last | target GPUs=2 + draft GPU=1 | B=1, BF16, T=0.7

Measured v1.0 / 59f46511 / eslab18 RTX3090 / 4 profiled turns, 444 eligible steps / output cap 256

valid proposal nodes=8, AL incl. recovery=2; DS margin +2.046 ms (estimated); PS margin +0.002 ms; next outcome Miss






Colored bars: raw CUDA-event elapsed spans. Black lines below: CPU dispatch. No clock shift / no minimum bar-width inflation. Nested rows are NOT additive.


LayerSkip Llama2-13B + AMD-Llama-135M
P2 hit / p75 target-step duration / request 1, UID 84_t0, step 55

exit 23 (0-based) | K1/K2 6/3 | G=M DS/PS 12/8 | C=3 | last | target GPUs=2 + draft GPU=1 | B=1, BF16, T=0.7

Measured v1.0 / 59f46511 / eslab18 RTX3090 / 4 profiled turns, 444 eligible steps / output cap 256

valid proposal nodes=8, AL incl. recovery=2; DS margin +2.202 ms (estimated); PS margin -0.277 ms; next outcome P1 hit






Colored bars: raw CUDA-event elapsed spans. Black lines below: CPU dispatch. No clock shift / no minimum bar-width inflation. Nested rows are NOT additive.


LayerSkip Llama2-13B + AMD-Llama-135M
Miss / p25 target-step duration / request 4, UID 288_t0, step 93

exit 23 (0-based) | K1/K2 6/3 | G=M DS/PS 12/8 | C=3 | last | target GPUs=2 + draft GPU=1 | B=1, BF16, T=0.7

Measured v1.0 / 59f46511 / eslab18 RTX3090 / 4 profiled turns, 444 eligible steps / output cap 256

valid proposal nodes=3, AL incl. recovery=1; DS margin +3.901 ms (estimated); PS margin -0.342 ms; next outcome P2 hit






Colored bars: raw CUDA-event elapsed spans. Black lines below: CPU dispatch. No clock shift / no minimum bar-width inflation. Nested rows are NOT additive.


LayerSkip Llama2-13B + AMD-Llama-135M
Miss / p50 target-step duration / request 3, UID 128_t0, step 29

exit 23 (0-based) | K1/K2 6/3 | G=M DS/PS 12/8 | C=3 | last | target GPUs=2 + draft GPU=1 | B=1, BF16, T=0.7

Measured v1.0 / 59f46511 / eslab18 RTX3090 / 4 profiled turns, 444 eligible steps / output cap 256

valid proposal nodes=3, AL incl. recovery=1; DS margin +3.939 ms (estimated); PS margin -0.572 ms; next outcome P2 hit






Colored bars: raw CUDA-event elapsed spans. Black lines below: CPU dispatch. No clock shift / no minimum bar-width inflation. Nested rows are NOT additive.


LayerSkip Llama2-13B + AMD-Llama-135M
Miss / p75 target-step duration / request 2, UID 244_t0, step 108

exit 23 (0-based) | K1/K2 6/3 | G=M DS/PS 12/8 | C=3 | last | target GPUs=2 + draft GPU=1 | B=1, BF16, T=0.7

Measured v1.0 / 59f46511 / eslab18 RTX3090 / 4 profiled turns, 444 eligible steps / output cap 256

valid proposal nodes=3, AL incl. recovery=1; DS margin +4.015 ms (estimated); PS margin -0.415 ms; next outcome P2 hit





Colored bars: raw CUDA-event elapsed spans. Black lines below: CPU dispatch. No clock shift / no minimum bar-width inflation. Nested rows are NOT additive.