

DUET aligned timeline — step_id=92 — LayerSkip Llama3-8B + Axcel Llama3.1 drafter-340M
P2 hit / p50 / UID 244_t0 / request 2
exit 20 (0-based) | K1/K2 4/1 | G=M DS/PS 8/4 | C=3 | last | target GPUs=1 + draft GPU=1 | B=1, BF16, T=0.7
Measured v1.0 16dd4198 | raw events, no phase grouping / clock shift; bars <0.02 ms use visibility floor; dotted forward slots are equal-width guides, NOT measured boundaries
target_rank0
draft
DS: 4 rounds
PS: 1 rounds
1
2
3
4
1
0
5
10
15
20
25
time (ms from step start, host monotonic clock)
draft_recv_request
draft_response_pack
draft_send_fused
draft_send_parent_q_p2
draft_send_response
exit_logits
exit_proxy_launch
exit_proxy_side
final_logits
glue
graph_post
graph_pre
hit_cache_respond_hit_k2
merge_cache
p1_graph_replay
p1_prepare
p1_root_build
p1_slot_prepare
p2_cache_merge
p2_graph_replay
p2_output_convert
p2_prepare
phase2_build
proxy_send_enqueue
proxy_wait
target_postprocess
target_recv_fused
target_recv_parent_q_p2
target_recv_response_wait
target_response_meta_read
target_response_received
target_send_request
target_spec_wait
tree_accept_walk
tree_hit_pack_served_p2
tree_hit_parent_q_gather_p2
tree_hit_rerank_p2
tree_parent_q_select
tree_prep
tree_proxy_graph_replay
tree_proxy_topology_prepare
tree_replay
tree_verify_attention_buffers
tree_verify_mask_prepare
tree_verify_meta_cpu
tree_wire_parse_validate
verify_accept_prep
verify_sample_accept
verify_setup