
LayerSkip Llama3-8B + Axcel Llama3.1 drafter-340M | Selected setting | P1 hit | UID 84_t0 | steps 170-171

Historical v1.0 16dd4198 | exit 20 (0-based) | K1/K2 4/1 | G=M DS/PS 8/4 | C=3 | last | target GPUs=1 + draft GPU=1 | B=1, BF16, T=0.7

Red dashed line = next target request starts (observed deadline reference). Green circle = PS cache ready; triangle = draft ready to receive.


Both target steps and their DS/PS work share one time axis. Only the following request boundary is used for the second deadline.



Prepared in step	Cache ready (ms)	Receive-ready (ms)	Next send (ms)	Cache margin (ms)	Ready margin (ms)	Next send span (ms)	Next response wait (ms)
170	25.749	26.012	29.495	+3.746	+3.483	0.323	2.928
171	55.542	55.858	59.001	+3.459	+3.143	0.337	2.215

Margin = next send start minus readiness. Positive means ready before the observed request; negative means preparation ran past it.

This is not a causal stall estimate or a promise that all margin can be used for more forwards. The second next-response wait is outside the two-step view.



Hatched gaps = unprofiled elapsed intervals, NOT proven GPU idle. Nested spans are not additive. White graph dividers show counts, NOT per-forward measurements.


Raw intervals retained, no 0.02 ms visibility floor. Cross-device margins inherit CUDA-to-host clock alignment uncertainty; exact raw events and source hashes accompany this figure.

LayerSkip Llama3-8B + Axcel Llama3.1 drafter-340M | Selected setting | P2 hit | UID 84_t0 | steps 103-104

Historical v1.0 16dd4198 | exit 20 (0-based) | K1/K2 4/1 | G=M DS/PS 8/4 | C=3 | last | target GPUs=1 + draft GPU=1 | B=1, BF16, T=0.7

Red dashed line = next target request starts (observed deadline reference). Green circle = PS cache ready; triangle = draft ready to receive.


Both target steps and their DS/PS work share one time axis. Only the following request boundary is used for the second deadline.



Prepared in step	Cache ready (ms)	Receive-ready (ms)	Next send (ms)	Cache margin (ms)	Ready margin (ms)	Next send span (ms)	Next response wait (ms)
103	25.251	25.517	28.481	+3.230	+2.965	0.336	2.463
104	53.531	53.798	56.097	+2.566	+2.299	0.319	2.479

Margin = next send start minus readiness. Positive means ready before the observed request; negative means preparation ran past it.

This is not a causal stall estimate or a promise that all margin can be used for more forwards. The second next-response wait is outside the two-step view.



Hatched gaps = unprofiled elapsed intervals, NOT proven GPU idle. Nested spans are not additive. White graph dividers show counts, NOT per-forward measurements.


Raw intervals retained, no 0.02 ms visibility floor. Cross-device margins inherit CUDA-to-host clock alignment uncertainty; exact raw events and source hashes accompany this figure.

LayerSkip Llama3-8B + Axcel Llama3.1 drafter-340M | Selected setting | Miss | UID 244_t0 | steps 65-66

Historical v1.0 16dd4198 | exit 20 (0-based) | K1/K2 4/1 | G=M DS/PS 8/4 | C=3 | last | target GPUs=1 + draft GPU=1 | B=1, BF16, T=0.7

Red dashed line = next target request starts (observed deadline reference). Green circle = PS cache ready; triangle = draft ready to receive.

Both target steps and their DS/PS work share one time axis. Only the following request boundary is used for the second deadline.



Prepared in step	Cache ready (ms)	Receive-ready (ms)	Next send (ms)	Cache margin (ms)	Ready margin (ms)	Next send span (ms)	Next response wait (ms)
65	24.619	24.892	28.191	+3.572	+3.300	0.315	2.293
66	53.196	53.470	56.593	+3.397	+3.123	0.316	2.146

Margin = next send start minus readiness. Positive means ready before the observed request; negative means preparation ran past it.

This is not a causal stall estimate or a promise that all margin can be used for more forwards. The second next-response wait is outside the two-step view.

Command-to-request gap (unprofiled)
PS dispatch gap (unprofiled)
PS prepare A: roots / visibility
PS prepare B: graph input buffers
Post-PS gap (unprofiled)
chain_accept
chain_proxy_graph_replay
draft_glue_replay
draft_recv_cmd
draft_recv_request
draft_response_pack
draft_send_chain_q
draft_send_fused
draft_send_parent_q_p2
draft_send_response
exit_logits
exit_proxy_launch
exit_proxy_side
final_logits
glue
graph_post
graph_pre
hit_cache_respond_hit_k2
hit_cache_respond_miss
merge_cache
p1_graph_replay
p1_prepare
p1_root_build
p1_slot_prepare
p2_cache_merge
p2_graph_replay
p2_output_convert
phase1_build
phase2_build
proxy_send_enqueue
proxy_wait
target_postprocess
target_recv_chain_q
target_recv_fused
target_recv_parent_q_p2
target_recv_response_wait
target_response_meta_read
target_response_received
target_send_request
target_spec_wait
tree_accept_walk
tree_hit_pack_served_p2
tree_hit_parent_q_gather_p2
tree_hit_rerank_p2
tree_kv_restore
tree_parent_q_select
tree_prep
tree_proxy_graph_replay
tree_proxy_topology_prepare
tree_replay
tree_verify_attention_buffers
tree_verify_mask_prepare
tree_verify_meta_cpu
tree_wire_parse_validate
verify_accept_prep
verify_sample_accept
verify_setup

Hatched gaps = unprofiled elapsed intervals, NOT proven GPU idle. Nested spans are not additive. White graph dividers show counts, NOT per-forward measurements.

Raw intervals retained, no 0.02 ms visibility floor. Cross-device margins inherit CUDA-to-host clock alignment uncertainty; exact raw events and source hashes accompany this figure.