
LayerSkip Llama3-8B + Axcel Llama3.1 drafter-340M | Selected setting | P1 hit | UID 84_t0 | steps 170-171

Historical v1.0 16dd4198 | exit 20 (0-based) | K1/K2 4/1 | G=M DS/PS 8/4 | C=3 | last | target GPUs=1 + draft GPU=1 | B=1, BF16, T=0.7

Red dashed line = next target request starts (observed deadline reference). Green circle = PS cache ready; triangle = draft ready to receive.

Both target steps and their DS/PS work share one time axis. Only the following request boundary is used for the second deadline.

In this measurement: no observed proxy computation / target graph_post overlap. Send enqueue does not measure transfer completion.




MEANS OVER ALL ELIGIBLE STEPS FOR THIS SETTING (not the two example steps above); Overall is step-weighted.

Current outcome	Steps	Step (ms)	DS total (ms)	DS spare* (ms)	DS graph/K1 (ms)	PS total (ms)	PS spare (ms)	PS graph/K2 (ms)
P1 hit	65	29.234	11.203	+1.503	2.419	6.237	+3.108	2.121
P2 hit	295	28.194	10.179	+2.677	2.168	6.257	+2.942	2.122
Miss	27	28.077	9.295	+3.628	1.954	6.069	+3.197	2.126
Overall	**387**	**28.360**	**10.289**	**+2.546**	**2.195**	**6.240**	**+2.987**	**2.122**

Step = current target request start -> next request start. *DS spare = proxy send-ready - DS end; PS spare = next request start - draft receive-ready.

Positive spare = finishes early; negative = late. Graph/K is an average per forward round INCLUDING sampling/selection, not isolated transformer latency.



Hatched gaps = unprofiled elapsed intervals, NOT proven GPU idle. Nested spans are not additive. White graph dividers show counts, NOT per-forward measurements.

Raw intervals retained, no 0.02 ms visibility floor. Cross-device margins inherit CUDA-to-host clock alignment uncertainty; exact raw events and source hashes accompany this figure.


LayerSkip Llama3-8B + Axcel Llama3.1 drafter-340M | Selected setting | P2 hit | UID 84_t0 | steps 103-104

Historical v1.0 16dd4198 | exit 20 (0-based) | K1/K2 4/1 | G=M DS/PS 8/4 | C=3 | last | target GPUs=1 + draft GPU=1 | B=1, BF16, T=0.7

Red dashed line = next target request starts (observed deadline reference). Green circle = PS cache ready; triangle = draft ready to receive.

Both target steps and their DS/PS work share one time axis. Only the following request boundary is used for the second deadline.

In this measurement: no observed proxy computation / target graph_post overlap. Send enqueue does not measure transfer completion.




MEANS OVER ALL ELIGIBLE STEPS FOR THIS SETTING (not the two example steps above); Overall is step-weighted.

Current outcome	Steps	Step (ms)	DS total (ms)	DS spare* (ms)	DS graph/K1 (ms)	PS total (ms)	PS spare (ms)	PS graph/K2 (ms)
P1 hit	65	29.234	11.203	+1.503	2.419	6.237	+3.108	2.121
P2 hit	295	28.194	10.179	+2.677	2.168	6.257	+2.942	2.122
Miss	27	28.077	9.295	+3.628	1.954	6.069	+3.197	2.126
Overall	**387**	**28.360**	**10.289**	**+2.546**	**2.195**	**6.240**	**+2.987**	**2.122**

Step = current target request start -> next request start. *DS spare = proxy send-ready - DS end; PS spare = next request start - draft receive-ready.

Positive spare = finishes early; negative = late. Graph/K is an average per forward round INCLUDING sampling/selection, not isolated transformer latency.



Hatched gaps = unprofiled elapsed intervals, NOT proven GPU idle. Nested spans are not additive. White graph dividers show counts, NOT per-forward measurements.

Raw intervals retained, no 0.02 ms visibility floor. Cross-device margins inherit CUDA-to-host clock alignment uncertainty; exact raw events and source hashes accompany this figure.


LayerSkip Llama3-8B + Axcel Llama3.1 drafter-340M | Selected setting | Miss | UID 244_t0 | steps 65-66

Historical v1.0 16dd4198 | exit 20 (0-based) | K1/K2 4/1 | G=M DS/PS 8/4 | C=3 | last | target GPUs=1 + draft GPU=1 | B=1, BF16, T=0.7

Red dashed line = next target request starts (observed deadline reference). Green circle = PS cache ready; triangle = draft ready to receive.

Both target steps and their DS/PS work share one time axis. Only the following request boundary is used for the second deadline.

In this measurement: no observed proxy computation / target graph_post overlap. Send enqueue does not measure transfer completion.




MEANS OVER ALL ELIGIBLE STEPS FOR THIS SETTING (not the two example steps above); Overall is step-weighted.

Current outcome	Steps	Step (ms)	DS total (ms)	DS spare* (ms)	DS graph/K1 (ms)	PS total (ms)	PS spare (ms)	PS graph/K2 (ms)
P1 hit	65	29.234	11.203	+1.503	2.419	6.237	+3.108	2.121
P2 hit	295	28.194	10.179	+2.677	2.168	6.257	+2.942	2.122
Miss	27	28.077	9.295	+3.628	1.954	6.069	+3.197	2.126
Overall	**387**	**28.360**	**10.289**	**+2.546**	**2.195**	**6.240**	**+2.987**	**2.122**

Step = current target request start -> next request start. *DS spare = proxy send-ready - DS end; PS spare = next request start - draft receive-ready.

Positive spare = finishes early; negative = late. Graph/K is an average per forward round INCLUDING sampling/selection, not isolated transformer latency.



Hatched gaps = unprofiled elapsed intervals, NOT proven GPU idle. Nested spans are not additive. White graph dividers show counts, NOT per-forward measurements.

Raw intervals retained, no 0.02 ms visibility floor. Cross-device margins inherit CUDA-to-host clock alignment uncertainty; exact raw events and source hashes accompany this figure.