



# SoC Design and Practice

Jungrae Kim (dale40@skku.edu) Semiconductor Systems Engineering

Project1: AXI to APB Bridge





• Implement a AXI-to-APB Bridge.



### Login and git clone




• \$ git clone https://github.com/2025-Spring-SoC/Project1\_AXI2APB\_Bridge.git



#### Application – AXI2APB Bridge



- Used to connect AXI-based systems to APB peripherals
- Converts AXI protocol to APB
- In our project,
   Implement AXI-to-APB Bridge










• The AXI2APB bridge handles protocol conversion, burst breaking, and timing alignment between AXI and APB.

	AXI	АРВ
Purpose	High-speed memory/processor interface	Low-speed peripheral connection (e.g., UART)
Speed	High (optimized for performance)	Low (optimized for simplicity)
Burst Transfer	Supported (burst, out-of-order, pipelined)	Not supported (single transfer only)
Handshake Mechanism	Valid/Ready handshake, pipelined	PREADY-based simple response
Channel Architecture	Separate read/write address and data channels	Single request-response channel
Implementation Effort	High (requires complex controller)	Low (simple peripheral logic)



## Block Diagram








#### Address Decoding



- Address decoding to support multi slave (Timer, UART, GPIO...)
  - Each slave is assigned a 4KB address space

• If,  $AXADDR = 0x1030 \rightarrow Slave_1$ PSEL[3:0] = 'b0010





#### Our project

- Num of slaves : 2
- Data width: Fixed to 4B
- Address ranges:
  - slave 0 : 0x0001 F000 ~ 0x0001 FFFF
  - $slave_1 : 0x0002_F000 \sim 0x0002_FFFF$
  - \*Accesses to other addresses are blocked for testing
- Burst type: FIXED, INC
- Burest length: 1~16 transfers
- Goal: burst read/write operations via AXI2APB bridge



```
parameter ADDR WIDTH
                             rst_n,
// AXI Write Address Channel
input wire [ID_WIDTH-1:0]
                                awid_i,
input wire [ADDR WIDTH-1:0]
                                awaddr i,
input wire [3:0]
                                awlen i,
                                awsize i,
input wire [1:0]
                                awburst i
                                awvalid i
output wire
                                awready_o,
input wire [ID WIDTH-1:0]
                                wid_i,
input wire [DATA_WIDTH-1:0]
                                wdata_i,
input wire [3:0]
                                wstrb_i,
                                wlast_i,
                                wvalid i,
output wire
                                wready_o,
output wire [ID WIDTH-1:0]
output wire [1:0]
                                bresp o.
output wire
                                bvalid_o,
                                bready_i,
                                arid_i,
input wire [ADDR WIDTH-1:0]
                                araddr_i,
input wire [3:0]
                                arlen i,
input wire [2:0]
                                arsize i,
input wire [1:0]
                                arburst i
                                arvalid i
                                arready o,
// AXI Read Data Channel
output wire [ID WIDTH-1:0]
                                rid_o,
output wire [DATA_WIDTH-1:0]
                                rdata_o,
output wire [1:0]
                                rresp_o,
output wire
                                rlast_o,
                                rvalid_o,
output wire
                                rready_i,
output wire [ADDR WIDTH-1:0]
                                paddr o,
output wire [DATA_WIDTH-1:0]
                                pwdata_o,
                                penable o
output wire [1:0]
input wire [DATA_WIDTH-1:0]
                               prdata_i,
                                pready_i,
                                pslverr_i
```



#### Notation



- 1) Module-level modifications are free.
  - Do not modify the top module's interface.
- 2) Any implementation that contradicts the intent will receive a score of 0.
  - Simply storing the write data, and return it without performing a proper operation.





- Evaluation
  - Simulation Pass (75%)

```
Test completed.
Simulation time:

sfinish called from file "/home/SOCTA02/Project_1_final/SIM/..//S
finish at simulation time

VCS Simulation Report
Time: 156410000 ps
CPU Time:

0.900 seconds;

Data structure size:

8.0Mb
```

- Performance (25%)
  - Based on Simulation time



#### Submission



- Upload a zip file (Project1\_Name\_Student-ID.zip) on icampus
  - The submission should include all of the files in AXI2APB\_Bridge/RTL (include filelist)
- Due: Sun. 4/27, 23:59

Any Copied work will get 0