LMS Hardware Engineer Assignment

Message Extractor

1. Draw a diagram of your chosen design (feel free to use <https://asciiflow.com>)

**Please find the diagram in <msg\_parser\doc\architecture.txt>.**

1. Write an elegant, synthesizable solution for the message extractor in RTL/Verilog/SystemVerilog using the skeleton provided. And verify it against the given sample inputs.

**Please find the solution developed in <msg\_parser\src> and <msg\_parser\sim>. If you have modelsim, you can launch the simulation using msg\_parser\msim\_compil.bat>.**

1. What is the bottleneck of your design/code? (what can limit the maximum

frequency?)

**That design doesn’t have much an important amount of combinational logic, which shouldn’t have much impact on the frequency, but actually the most critical path which can limits the maximum frequency is the path from the msg\_length register to the payload counter register.**

1. Please explain how would your design change if the range of message lengths change from min=8B max=32B to:

a. min=1B ; max=32B

b. min=8B ; max=256B

**This design using FIFOs should be easily scalable for differents message length. The data FIFO is already read byte by byte, it should not be an issue to lower the minimum message length. The state machine should stay the same. For the b. option, where the msg\_len can goes up to 256 bytes, it is the same thing, but it will change the size of signals such as the payload signal which will need 2048bits.**

1. What are the trade-offs for the chosen approach?

**The chosen approach implies another input clock, which has to be around 10 times faster to decode the data. Indeed, we receive a 8 bytes AXI DATA and we read it byte by byte in a FIFO, so we need to decode it faster than the receiving speed. It is the most simple and most scalable approach if the message length changes. As said in 4. this design should be easy to adapt for different message lengths. However, it makes this design dependent of the speed of the input clock. If the input data speed is already super high, it might be difficult to generate another clock which is 10 times faster. Also, the latency might not be the best as we depend on write/read latencies on the FIFO and on the speed of decoding the message. On simulation, we have a latency of 1-2 cycles (cycle difference between the output and the input data).**