# Lecture 3 Assembly Language

EE579
Advanced Microcontroller Applications
Dr James Irvine, EEE

#### Instruction Format

Assembler instructions generally conform to:

<mnemonic> <size> <operand>,<operand>

- Size may not be relevant in some processors
  - In the M16C may be B(yte), W(ord), L(ong)
- Operands are often source and destination
  - BUT not necessarily in that order (like in the PIC :-(
  - The M16C follows the sensible ordering

#### Assembler

- Individual machine instructions written in 'English'
- Instruction (mnemonic) followed by operands
- Varies with type of microcontroller (tens to hundreds of instructions)

EE579 Advanced Microcontroller Applications

#### Instruction Types

- Data Processing
  - Arithmetic & Logic instructions
- Data Storage
  - Memory instructions
- Data Movement
  - I/O instructions
- Control
  - Test & Branch instructions

EE579 Advanced Microcontroller Applications


EE579 Advanced Microcontroller Applications

#### Addressing

- Inherent
  - The address is inherent in the instruction, like 'Shift Right Accumulator'
- Immediate
  - The data is given as an operand
  - Often given by '#' before the operand
- Direct
  - The address of the data is given as an operand
- Indirect
  - The address where the address can be found is an operand

EE579 Advanced Microcontroller Applications

## M16C Registers



Note: These registers consist of two register banks.

EE579 Advanced Microcontroller Applications

#### Relative Addressing

- Branch addresses are often given as relative addresses
- Address given as difference from current location rather than absolute address
- Allows code to be relocated by the linker
- Some processors has both, in which case:
  - Jumps are usually absolute
  - Branches are usually relative

EE579 Advanced Microcontroller Applications

#### M16C Data Registers

- Data registers (R0, R1, R2, and R3)
  - 16 bits registers, used primarily for transfer and arithmetic/logic operations.
  - R0 and R1 each can be used as separate 8-bit data registers, high-order bits as (R0H/R1H), and low-order bits as (R0L/R1L)
  - In some instructions, registers R2 and R0, as well as R3 and R1 can use as 32-bit data registers (R2R0/R3R1).
- Address registers (A0 and A1)
  - 16 bits registers; can be used as data registers or for address register indirect addressing and address register relative addressing
  - In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0)

EE579 Advanced Microcontroller Applications

#### M16C Registers

- Interrupt table register (INTB)
  - 20 bits, holds the start of an interrupt vector table.
- Stack pointer (USP/ISP)
  - Each configured with 16 bits. One in use selected by a stack pointer select flag
- Frame base register (FB)
  - 16 bits; used for FB relative addressing.
- Static base register (SB)
  - 16 bits; used for SB relative addressing.
- Program counter (PC)
  - 20 bits

EE579 Advanced Microcontroller Applications

#### Flag register (FLG)

Bit 6: Interrupt enable flag (I flag)

Enables maskable interrupts when '1'

Bit 7: Stack pointer select flag (U flag)

Interrupt stack pointer (ISP) is selected when this flag is "0"; user stack pointer (USP) is selected when this flag is "1".

Automatically cleared to "0" when a hardware interrupt is acknowledged or an INT instruction of software interrupt Nos. 0 to 31 is executed.

Bits 12 to 14: Processor interrupt priority level (IPL)

Holds the current processor interrupt priority level Only interrupts with a higher level will be enabled

Bit 15: Reserved area

#### Flag register (FLG)

• 11 bits, each one is used as a flag

Bit 0: Carry flag (C flag)

Set to '1' on carry from arithmetic operation

Bit 1: Debug flag (D flag)

When '1' enables a single-step interrupt after each instruction.

Bit 2: Zero flag (Z flag)

Set to '1' when the result of an arithmetic operation is zero

Bit 3: Sign flag (S flag)

'1' when result of arithmetic operation is negative

Bit 4: Register bank select flag (B flag)

Chooses a register bank: bank 0 when 0, bank 1 when 1.

Bit 5: Overflow flag (O flag)

Set to '1' when an arithmetic operation overflows

EE579 Advanced Microcontroller Applications

#### Assembler Statements


[name] [mnemonic] [operands] [comment]

- [name] is a label to which the program can jump (optional)
- [mnemonic] is the instruction itself
- [operands] (if required by the instruction)
- [comment] (optional, but very necessary to explain what you are trying to do - NOT what the instruction does, as that will be obvious)

#### Simple Assembler Program

EE579 Advanced Microcontroller Applications

#### Init() Assember code




EE579 Advanced Microcontroller Applications

#### Solution (Part 1) with Assembler Module

```
#include <iom16c62p.h>
extern void init();
0xC0,0xF9,0xA4,0xB0,0x99,0x92,0x82,0xF8,0x80,0x98 };
void main(void) {
  int time, timeout, digit;
                      // call assembler routines to initialise
  init();
       = LED_LUT[0]; /* Display digit */
  TA0IC = 0x00;
                      /* Set TimerAO to no interrupt */
  TABSR |= 1;
                      /* Start TimerA0 */
  ADCON2 = 0 \times 01:
                      /* Don't use sample and hold */
  ADCONO = 0 \times 88;
                      /* Select ADO, one shot mode, hardware trigger, stop conversion, f/2 */
  ADCON1 = 0 \times 20;
                      /* Select no sweep, 8 bit mode, f/2, Vref connected, no external op amp */
  ADIC = 0 \times 04;
                      /* Set ADC to trigger level 4 interrupt */
  ADCON0 |= 0x40;
                      /* start the ADC conversion */
```

#### Getting an Assembler Listing



EE579 Advanced Microcontroller Applications

#### M16C Assembler


- Development system moves code blocks into RAM for execution
- Therefore, you must use RSEGs (Relocatable Segments) for your code (rather than .ORGs)
- Many different types, but you only need:
  - .RSEG CODE (for code, located in ROM)
  - .RSEG DATA16\_N (for variables, located in RAM)
  - .RSEG DATA16\_C (for constants, located in ROM)

#### **GOTCHA**

- The educational version of the IAR software includes a full version of the IDE and assembler, but a cut down version ('Kickstart') of the compiler
- The Kickstart version of the compiler won't produce an assembler file, but will produce a listing file with assembler mnemonics, so
- Don't tick 'Output assembler file'
  - 10 second scripting test can you produce an assembler file from the listing file?

EE579 Advanced Microcontroller Applications

#### M16C Memory Map



#### **WARNING!**

- CODE and DATA16\_C segments (along with other ROM segments) are located initially at C0000h
- Access requires far pointers (20 bit address)
- Normal addressing won't work use LDE (LoaD from EXtra far data area) instruction to access memory

EE579 Advanced Microcontroller Applications

#### Number Definitions

- Different assemblers have different conventions
- WARNING some assemblers (not IAR) use hex by default
- IAR understands the following

Binary 1010b, b'1010'
 Octal 1234q, q'1234'
 Decimal 1234, -1, d'1234'

Hexadecimal 0FFFFh, 0xFFFF, h'FFFF'

The RADIX assembler directive changes the default number base

#### Register Definitions

- Depending on the assembler, registers may be built in or you may have to define them
- Registers built in for the IAR compiler
  - R0-R3, A0-1, FB, SB, SP, ISP, USP, FLG, INTB
- SFR not built in for the IAR compiler
  - Define using an include file for the chip
  - IAR uses the same include file for c and assembler makes life simple but not a common approach
  - File has two blocks one for c and one for assembler with conditional 'compilation'
  - Register names are case insensitive for the IAR compiler

EE579 Advanced Microcontroller Applications

#### Conditional Assembly

 Most assemblers allow a C pre-processor syntax for conditional assembly

```
#if (DEBUGGING > 2)
...
#else
...
#endif

#ifdef DEBUG
...
#endif
```

#### IAR C-style Preprocessor

#define Assigns a value to a label

#elif Introduces a new condition in a #if...#endif block #else Assembles instructions if a condition is false

#endif Ends a #if, #ifdef, or #ifndef block

#error Generates an error

#if Assembles instructions if a condition is true
#ifdef Assembles instructions if a symbol is defined
#ifndef Assembles instructions if a symbol is undefined

#include Includes a file

#message Generates a message on standard output

#undef Undefines a label

EE579 Advanced Microcontroller Applications

#### M16C Instructions

- Don't try to learn all the instructions!
- 20% of the instructions form 80% of the code
- Most common are:
  - MOV To move variables between registers and memory, or with immediate data to initialise variables or set up peripherals
  - CMP to compare values
  - J<condition> to branch on the outcome of a condition
  - BSET, BCLR, BTST to set, clear or test a bit
  - and sundry arithmetic and logical instructions

#### IAR Modules

- IAR Assembler allows for modules
- Program modules

NAME <module\_name>

Library modules

MODULE <module\_name>
ENDMOD

- Last module in a file ends with END
- Program modules are always linked
- Library modules are only linked if a public symbol is referenced by other code

EE579 Advanced Microcontroller Applications

#### Writing code

- Start with detailed psuedocode (try to use only the instructions on the previous slide)
- If you have no idea how to perform a function, write it in C and look at the assembler the compiler produces
- Try your code through the assembler, and worry about addressing modes, etc, when it complains

#### M16C Address Modes

- Immediate
  - 8, 16 or 20 bit depending on instruction
- Register Direct
  - ROL, ROH, RO, R1L, R1H, R1, R2,R3, An
- Absolute
  - Only 16 bit (I.e. 0000 FFFFh) for most instructions
- Register Indirect
  - [An]
- Address register relative
  - 8 or 16 bit displacement (written displacement[An])
- SB/FB relative
  - 8 or 16 bit displacement from SB, or 8 from FB

EE579 Advanced Microcontroller Applications

#### Available Modes

- Not all modes are available for all instructions
- Permitted modes are:

	ABS	ADC	200	P. C.	ADD*1	AD.IN7*1	ONA		CML	DADC	DADD	DEC	2	1710	2 2	NVV PSSS	DSBB	DSUB	ENTER	EXTS	NC	INT	JMPI*1	MPS	ISPI*1	ODO	JORG POSE	3	ENIC	200	1,100	200	, CV		MILL	NE C	D LON	200	200	POPM*4	1010	DI ISH	*WHVI		SORO	250	25	SBB	SBUNZI	SHA*1	SHL*1	STCT	STC1X-1	0 2	ST7	217	7717	SOB	S	XCHG
R0L/R0	Χ	X	X		X	Χ	X	X		(	X.	X	Χ	Х	X		( )	K		X	3		X		Х		)	()	1	Г	Х	X	Х	Х	X	Х	X	X	X	X	X	Г	Х	X	X	X	( )	()	()	( )	X Z	(	X	()	X	()	()	()	()	X.
R0H/R1	Х	X	X		X	Х	Х	X		(	X.	X	Х	Х	X	()	( )	K	T	٦,	4		Х		Х		)	()	(	Г	Х	X	Х	Х	X	Х	X	X	X	X	X	Г	Х	X	X	X	( )	()	()	( )	X Z	(	X	( )	X	()	()	()	()	X.
R1L/R2	Х	X	X		X	Х	Х	X			T		Х	Х	X	(	Т			2			Х		Х		)	()	(	Г	Х	X	Х	Х	X	Х	X	X	X	X	X	Г	Х	X	X	X	( )	()	()	( )	X Z	(	Х	(	Т	Т	)	()	()	X :
R1H/R3	X	X	X		X	Х	Х	X					Х	Х	Х	(		1					X		Х		)	()	1		Х	X	Х	Х	X	Х	X	X	X	X	X		Х	X	X	X	( )	()	()	( )	X Z	(	Х	(			)	()	()	X :
An	Х	X	X		X	Х	Х	X		T				х			Ť		1		х		Х		х		)	()		T	Х	X	T	Х	X	х	X	X	X	X	X	T	Х	X	X	X	( )	()	()	( )	X Z	(	Х		T	t	)	()	()	X.
[An]	Х	X	X		X	Х	Х	X		T	1		Х	х	Х	(	Ť			X	T		Х		х		)	()		T	Х		Х	Х	X	х	X	X	X		х	T	T	х	X	X	( )	()	()	( )	X Z	(	Х		T	t			()	
dsp:8[An]	X	Х	X		X	Х	Х	X					Х	X	Х	(		1		X			Х		Х		)	()			Х	X	Х	Х	X	Х	X	X	X		Х	Х		Х	X	X	( )	()	()	( )	X Z	(	Х	(					()	
	Х									T				Х			Ť			X.	х		х		х		)	()		T	Х	X	Х	Х	X	х	X	X	X			Х		х	X	X	( )	()	()	K 2	X :	(	Х		T	t			()	
dsp:16[An]	Х									T	1			Х			Ť			х	T				T	T	)	()		T	Х	X	Х	Х	X	х	X	X	X			Х		х	X	X	( )	()	()	( )	X Z	(	Х	()	X	()	()	()	()	X.
dsp:16[SB]	Х	Х	X		X	Х	Х	X		1	1			Х			Ť	1		X			Х		х		)	()		T	Х	X	Х	Х	X	Х	X	X	X	1	Х	Х		Х	X	X	( )	()	()	( )	X Z	(	Х		T	Ť			()	
abs16	Х									Ť	1			х			Ť	T		X.	х		х		х			()		T					X							Х			X						X :	(	Х	()	X	()			()	
#IMM8	T	Х			X		Х			(							()	K						х	T	х	(	Ť	T	T	Х		T	X	X	T	T	х	(	T	T	T	T	T	T	t	×		Ť	Ť	Ť	Ť	T		X					1
#IMM16	T	Х			X		Х			Ċ.							()		Ť	T	T			Ť	T	Ť	)	(	T	T	Х		T		X		T	Х		T	T	T	T	T	T	t	×		Ť	Ť	T	Ť	T	Ť	Ť	Ť		()		1
#IMM20	T	Т	T	Ť			Г	T	Ť	1	1			T	T	Ť	Ť	1							T	T	Ť	Ť	Х		t	T	T	T	T	T	T	t	t	T	T	T	T	T	T	t	Ť	Ť	Ť	Ť	Ť	Ť	T	T	T	Ť	Ť	Ť	Ť	Ť
#IMM		Т	t	Ť	T	Х	T	T	Ť	T	1			T	T	t	Ť	T	T	T	T	Х	Т	Г	T	T	Ť	Ť	T	х	1	T	T	T	T	T	T	t	t	T	T	T	T	T	T	Х	(	)	()	( )	X	Ť	T	T	T	Ť	Ť	Ť	Ť	Ť

EE579 Advanced Microcontroller Applications

#### Transfer

MOV	Transfer

MOVA Transfer effective address

MOVDir Transfer 4-bit data

POP Restore register/memory
POPM Restore multiple registers

PUSH Save register/memory/immediate data

PUSHA Save effective address PUSHM Save multiple registers

LDE Transfer from extended data area
STE Transfer to extended data area

STNZ Conditional transfer STZ Conditional transfer STZX Conditional transfer

XCHG Exchange

#### Bit Manipulation

BAND Logically AND bits

BCLR Clear bit

BM Cnd Conditional bit transfer

BNAND Logically AND inverted bits

BNOR Logically OR inverted bits

BNOT Invert bit

BNTST Test inverted bit

BNXOR Exclusive OR inverted bits

BOR Logically OR bits

BSET Set bit

BTST Test bit

BTSTC Test bit & clear BTSTS Test bit & set

BXOR Exclusive OR bits

#### Shift

Rotate left with carry ROLC **RORC** Rotate right with carry

ROT Rotate

SHA Shift arithmetic SHL Shift logical

EE579 Advanced Microcontroller Applications

Arithmetic

ABS Absolute value ADC Add with carry **ADCF** Add carry flag Add without carry ADD

CMP Compare

Decimal add with carry DADC DADD Decimal add without carry

DEC Decrement DIV Signed divide DIVU Unsigned divide DIVX Singed divide

DSBB Decimal subtract with borrow DSUB Decimal subtract without borrow

**EXTS** Extend sign

EE579 Advanced Microcontroller Applications

#### **Arithmetic**

INC Increment

MUL Signed multiply MULU Unsigned multiply

Two's complement NEG

**RMPA** Calculate sum-of-products

SBB Subtract with borrow SUB Subtract without borrow

### Logical

AND Logical AND NOT Invert all bits OR Logical OR

TST Test

XOR **Exclusive OR**