

SLAS722B - DECEMBER 2010 - REVISED MARCH 2011

MIXED SIGNAL MICROCONTROLLER

FEATURES

Low Supply Voltage Range: 1.8 V to 3.6 V

Ultra-Low Power Consumption

Active Mode: 220 µA at 1 MHz, 2.2 V

- Standby Mode: 0.5 μA

Off Mode (RAM Retention): 0.1 µA

Five Power-Saving Modes

 Ultra-Fast Wake-Up From Standby Mode in Less Than 1 µs

 16-Bit RISC Architecture, 62.5-ns Instruction Cycle Time

· Basic Clock Module Configurations

 Internal Frequencies up to 16 MHz With Four Calibrated Frequencies

 Internal Very-Low-Power Low-Frequency (LF) Oscillator

32-kHz Crystal

- External Digital Clock Source

 One 16-Bit Timer_A With Three Capture/Compare Registers

Up to 16 Touch-Sense Enabled I/O Pins

- Universal Serial Interface (USI) Supporting SPI and I2C
- 10-Bit 200-ksps Analog-to-Digital (A/D) Converter With Internal Reference, Sample-and-Hold, and Autoscan (MSP430G2x52 Only)
- On-Chip Comparator for Analog
- Brownout Detector
- Serial Onboard Programming, No External Programming Voltage Needed, Programmable Code Protection by Security Fuse
- On-Chip Emulation Logic With Spy-Bi-Wire Interface
- Family Members are Summarized in Table 1
- Package Options

- TSSOP: 14 Pin, 20 Pin

PDIP: 20 PinQFN: 16 Pin

 For Complete Module Descriptions, See the MSP430x2xx Family User's Guide (SLAU144)

DESCRIPTION

The Texas Instruments MSP430[™] family of ultra-low-power microcontrollers consist of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low-power modes, is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 1 µs.

The MSP430G2x52 and MSP430G2x12 series of microcontrollers are ultra-low-power mixed signal microcontrollers with built-in 16-bit timers, and up to 16 I/O touch sense enabled pins and built-in communication capability using the universal serial communication interface and have a versatile analog comparator. The MSP430G2x52 series have a 10-bit A/D converter. For configuration details see Table 1. Typical applications include low-cost sensor systems that capture analog signals, convert them to digital values, and then process the data for display or for transmission to a host system.





Table 1. Available Options⁽¹⁾

		Flash	RAM		Comp_A	ADC10				Package			
Device	EEM	(KB)	(B)	Timer_A	Channel	Channel	USI	Clock	I/O	Type ⁽²⁾			
MSP430G2452IN20									16	20-PDIP			
MSP430G2452IPW20	1	8	256	1x TA3	8	8	1	15 DCO VIO	16	20-TSSOP			
MSP430G2452IRSA16	'	0	250	IX IAS	0	0	'	LF, DCO, VLO	10	16-QFN			
MSP430G2452IPW14									10	14-TSSOP			
MSP430G2352IN20									16	20-PDIP			
MSP430G2352IPW20	1	4	256	1x TA3	8	8	1	LF. DCO. VLO	16	20-TSSOP			
MSP430G2352IRSA16	'	4	256	IX IA3	0	0	1	LF, DCO, VLO	10	16-QFN			
MSP430G2352IPW14									10	14-TSSOP			
MSP430G2252IN20									16	20-PDIP			
MSP430G2252IPW20	1	2	256	1x TA3	8	8	1	LF, DCO, VLO	16	20-TSSOP			
MSP430G2252IRSA16	'		256	IX IA3	0	0	'	LF, DCO, VLO	10	16-QFN			
MSP430G2252IPW14									10	14-TSSOP			
MSP430G2152IN20									16	20-PDIP			
MSP430G2152IPW20	1	1	128	1x TA3	8	8	1	LF, DCO, VLO	16	20-TSSOP			
MSP430G2152IRSA16	'	'	120	IX IA3	0	0	1	LF, DCO, VLO	10	16-QFN			
MSP430G2152IPW14									10	14-TSSOP			
MSP430G2412IN20									16	20-PDIP			
MSP430G2412IPW20	1	8	256	1x TA3	8		1	LF, DCO, VLO	16	20-TSSOP			
MSP430G2412IRSA16		1	0	230	IX IAS	0	-	'	Li , 500, VLO	10	16-QFN		
MSP430G2412IPW14									10	14-TSSOP			
MSP430G2312IN20									16	20-PDIP			
MSP430G2312IPW20	1	4	256	1x TA3			1	LF, DCO, VLO	16	20-TSSOP			
MSP430G2312IRSA16	'	4	256	IX IA3	8	-	'	LF, DCO, VLO	10	16-QFN			
MSP430G2312IPW14									10	14-TSSOP			
MSP430G2212IN20									16	20-PDIP			
MSP430G2212IPW20	1	0	050	1x TA3			_	15 DCO 1/10	16	20-TSSOP			
MSP430G2212IRSA16	'	2	256	IX IA3	8	-	1	LF, DCO, VLO	10	16-QFN			
MSP430G2212IPW14									10	14-TSSOP			
MSP430G2112IN20									16	20-PDIP			
MSP430G2112IPW20	4	4	100	4 TAG				LE DOO \// 0	16	20-TSSOP			
MSP430G2112IRSA16	1	1	1	1	1	128	1x TA3	8	-	1	LF, DCO, VLO	10	16-QFN
MSP430G2112IPW14									10	14-TSSOP			

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

⁽²⁾ Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.




Device Pinout

PW PACKAGE (TOP VIEW) DVCC **a** 14 DVSS P1.0/TA0CLK/ACLK/A0/CA0 I XIN/P2.6/TA0.1 P1.1/TA0.0/A1/CA1 4 3 12 XOUT/P2.7 P1.2/TA0.1/A2/CA2 □ TEST/SBWTCK P1.3/ADC10CLK/CAOUT/A3/VREF-/VEREF-/CA3 4 5 10 RST/NMI/SBWTDIO P1.4/TA0.2/SMCLK/A4/VREF+/VEREF+/CA4/TCK 4 6 9 P1.7/SDI/SDA/CAOUT/A7/CA7/TDO/TDI P1.5/TA0.0/SCLK/A5/CA5/TMS @ 8 P1.6/TA0.1/SDO/SCL/A6/CA6/TDI/TCLK


NOTE: ADC10 pin functions are available only on MSP430G2x52.

NOTE: The pulldown resistors of port pins P2.0, P2.1, P2.2, P2.3, P2.4, and P2.5 should be enabled by setting P2REN.x = 1.



NOTE: ADC10 pin functions are available only on MSP430G2x52.

NOTE: The pulldown resistors of port pins P2.0, P2.1, P2.2, P2.3, P2.4, and P2.5 should be enabled by setting P2REN.x = 1.




NOTE: ADC10 pin functions are available only on MSP430G2x52.

Copyright © 2010-2011, Texas Instruments Incorporated




Functional Block Diagram, MSP430G2x52



NOTE: Port P2. Two pins are available on the 14/16-pin package options. Eight pins are available on the 20-pin package options.

Functional Block Diagram, MSP430G2x12



NOTE: Port P2. Two pins are available on the 14/16-pin package options. Eight pins are available on the 20-pin package options.



Table 2. Terminal Functions

TERMINAL					
		NO.		1/0	DESCRIPTION
NAME	14 PW	16 RSA	20 N, PW	1/0	DEGGNII HON
P1.0/					General-purpose digital I/O pin
TA0CLK/					Timer0_A, clock signal TACLK input
ACLK/	2	1	2	I/O	ACLK signal output
A0/					ADC10 analog input A0 ⁽¹⁾
CA0					Comparator_A+, CA0 input
P1.1/					General-purpose digital I/O pin
TA0.0/	3 2 3		1/0	Timer0_A, capture: CCI0A input, compare: Out0 output	
A1/	3	2	3	I/O	ADC10 analog input A1 ⁽¹⁾
CA1					Comparator_A+, CA1 input
P1.2/					General-purpose digital I/O pin
TA0.1/	4	2	4	1/0	Timer0_A, capture: CCl1A input, compare: Out1 output
A2/	4	3	4	I/O	ADC10 analog input A2 ⁽¹⁾
CA2					Comparator_A+, CA2 input
P1.3/					General-purpose digital I/O pin
ADC10CLK/					ADC10, conversion clock output ⁽¹⁾
CAOUT/	_	4	5	I/O	Comparator_A+, output
A3/	5	4			ADC10 analog input A3 ⁽¹⁾
VREF-/VEREF/					ADC10 negative reference voltage ⁽¹⁾
CA3					Comparator_A+, CA3 input
P1.4/					General-purpose digital I/O pin
SMCLK/					SMCLK signal output
TA0.2/					Timer0_A, capture: CCI2A input, compare: Out2 output
A4/	6	5	6	I/O	ADC10 analog input A4 ⁽¹⁾
VREF+/VEREF+/					ADC10 positive reference voltage ⁽¹⁾
CA4/					Comparator_A+, CA4 input
TCK					JTAG test clock, input terminal for device programming and test
P1.5/					General-purpose digital I/O pin
TA0.0/					Timer0_A, compare: Out0 output
SCLK/	_		-	1/0	USI: clk input in I2C mode; clk in/output in SPI mode
A5/	7	6	7	I/O	ADC10 analog input A5 ⁽¹⁾
CA5/					Comparator_A+, CA5 input
TMS					JTAG test mode select, input terminal for device programming and test
P1.6/					General-purpose digital I/O pin
TA0.1/					Timer0_A, compare: Out1 output
SDO/			USI: Data output in SPI mode		
SCL/	SCL/ 8 7 14 A6/ CA6/ TDI/TCLK		I/O	USI: I2C clock in I2C mode	
A6/			,,,	ADC10 analog input A6 ⁽¹⁾	
CA6/				Comparator_A+, CA6 input	
TDI/TCLK					JTAG test data input or test clock input during programming and test



Table 2. Terminal Functions (continued)

TE	RMINAL				
		NO.		1/0	DESCRIPTION
NAME	14 PW	16 RSA	20 N, PW		DEGGNII HON
P1.7/					General-purpose digital I/O pin
CAOUT/					Comparator_A+, output
SDI/					USI: Data input in SPI mode
SDA/	9	8	15	I/O	USI: I2C data in I2C mode
A7/					ADC10 analog input A7 ⁽¹⁾
CA7/					Comparator_A+, CA7 input
TDO/TDI ⁽²⁾					JTAG test data output terminal or test data input during programming and test
P2.0	-	-	8	I/O	General-purpose digital I/O pin
P2.1	-	-	9	I/O	General-purpose digital I/O pin
P2.2	-	-	10	I/O	General-purpose digital I/O pin
P2.3	-	-	11	I/O	General-purpose digital I/O pin
P2.4	-	-	12	I/O	General-purpose digital I/O pin
P2.5	-	-	13	I/O	General-purpose digital I/O pin
XIN/					Input terminal of crystal oscillator
P2.6/	13	12	19	I/O	General-purpose digital I/O pin
TA0.1					Timer0_A, compare: Out1 output
XOUT/	40	44	40	I/O	Output terminal of crystal oscillator (3)
P2.7	12	11	18	1/0	General-purpose digital I/O pin
RST/					Reset
NMI/	10	9	16	I	Nonmaskable interrupt input
SBWTDIO					Spy-Bi-Wire test data input/output during programming and test
TEST/	11	10	17	ı	Selects test mode for JTAG pins on port 1. The device protection fuse is connected to TEST.
SBWTCK					Spy-Bi-Wire test clock input during programming and test
DVCC	1	16	1	NA	Supply voltage
AVCC	-	15	-	NA	Supply voltage
DVSS	14	14	20	NA	Ground reference
AVSS	-	13	-	NA	Ground reference
NC	-	-	-	NA	Not connected
QFN Pad	-	Pad	-	NA	QFN package pad connection to V _{SS} recommended.

TDO or TDI is selected via JTAG instruction.

If XOUT/P2.7 is used as an input, excess current flows until P2SEL.7 is cleared. This is due to the oscillator output driver connection to this pad after reset.



SHORT-FORM DESCRIPTION

CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

The instruction set consists of the original 51 instructions with three formats and seven address modes and additional instructions for the expanded address range. Each instruction can operate on word and byte data.

Instruction Set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 3 shows examples of the three types of instruction formats; Table 4 shows the address modes.



Table 3. Instruction Word Formats

FORMAT	EXAMPLE	OPERATION
Dual operands, source-destination	ADD R4,R5	R4 + R5> R5
Single operands, destination only	CALL R8	PC ->(TOS), R8-> PC
Relative jump, un/conditional	JNE	Jump-on-equal bit = 0

Table 4. Address Mode Descriptions⁽¹⁾

ADDRESS MODE	S	D	SYNTAX	EXAMPLE	OPERATION
Register	✓	✓	MOV Rs,Rd	MOV R10,R11	R10 – -> R11
Indexed	✓	✓	MOV X(Rn),Y(Rm)	MOV 2(R5),6(R6)	M(2+R5)> M(6+R6)
Symbolic (PC relative)	✓	✓	MOV EDE,TONI		M(EDE) – -> M(TONI)
Absolute	✓	✓	MOV &MEM,&TCDAT		M(MEM)> M(TCDAT)
Indirect	✓		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	M(R10)> M(Tab+R6)
Indirect autoincrement	✓		MOV @Rn+,Rm MOV @R10+,R1		M(R10)> R11 R10 + 2> R10
Immediate	✓		MOV #X,TONI	MOV #45,TONI	#45 – -> M(TONI)

(1) S = source, D = destination



Operating Modes

The MSP430 has one active mode and five software-selectable low-power modes of operation. An interrupt event can wake up the device from any of the low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode (AM)
 - All clocks are active
- Low-power mode 0 (LPM0)
 - CPU is disabled
 - ACLK and SMCLK remain active, MCLK is disabled
- Low-power mode 1 (LPM1)
 - CPU is disabled
 - ACLK and SMCLK remain active, MCLK is disabled
 - DCO's dc generator is disabled if DCO not used in active mode
- Low-power mode 2 (LPM2)
 - CPU is disabled
 - MCLK and SMCLK are disabled
 - DCO's dc generator remains enabled
 - ACLK remains active
- Low-power mode 3 (LPM3)
 - CPU is disabled
 - MCLK and SMCLK are disabled
 - DCO's dc generator is disabled
 - ACLK remains active
- Low-power mode 4 (LPM4)
 - CPU is disabled
 - ACLK is disabled
 - MCLK and SMCLK are disabled
 - DCO's dc generator is disabled
 - Crystal oscillator is stopped



Interrupt Vector Addresses

The interrupt vectors and the power-up starting address are located in the address range 0FFFFh to 0FFC0h. The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.

If the reset vector (located at address 0FFFEh) contains 0FFFFh (for example, if flash is not programmed) the CPU goes into LPM4 immediately after power-up.

Table 5. Interrupt Sources, Flags, and Vectors

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-Up External Reset Watchdog Timer+ Flash key violation PC out-of-range ⁽¹⁾	PORIFG RSTIFG WDTIFG KEYV ⁽²⁾	Reset	0FFFEh	31, highest
NMI Oscillator fault Flash memory access violation	NMIIFG OFIFG ACCVIFG ⁽²⁾⁽³⁾	(non)-maskable (non)-maskable (non)-maskable	0FFFCh	30
			0FFFAh	29
			0FFF8h	28
Comparator_A+	CAIFG ⁽⁴⁾	maskable	0FFF6h	27
Watchdog Timer+	WDTIFG	maskable	0FFF4h	26
Timer0_A3	TACCR0 CCIFG ⁽⁴⁾	maskable	0FFF2h	25
Timer0_A3	TACCR2 TACCR1 CCIFG. TAIFG ⁽²⁾⁽⁴⁾	maskable	0FFF0h	24
			0FFEEh	23
			0FFECh	22
ADC10 ⁽⁵⁾	ADC10IFG ⁽⁴⁾⁽⁵⁾	maskable	0FFEAh	21
USI	USIIFG, USISTTIFG(2)(4)	maskable	0FFE8h	20
I/O Port P2 (up to eight flags)	P2IFG.0 to P2IFG.7 ⁽²⁾⁽⁴⁾	maskable	0FFE6h	19
I/O Port P1 (up to eight flags)	P1IFG.0 to P1IFG.7 ⁽²⁾⁽⁴⁾	maskable	0FFE4h	18
			0FFE2h	17
			0FFE0h	16
See (6)			0FFDEh to 0FFC0h	15 to 0, lowest

⁽¹⁾ A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h to 01FFh) or from within unused address ranges.

⁽²⁾ Multiple source flags

^{(3) (}non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot.

⁽⁴⁾ Interrupt flags are located in the module.

⁽⁵⁾ MSP430G2x52 only

⁽⁶⁾ The interrupt vectors at addresses 0FFDEh to 0FFC0h are not used in this device and can be used for regular program code if necessary.

Address

0



Special Function Registers (SFRs)

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.

Legend rw: Bit can be read and written.

7

rw-0,1: Bit can be read and written. It is reset or set by PUC. rw-(0,1): Bit can be read and written. It is reset or set by POR.

5

SFR bit is not present in device.

6

Table 6. Interrupt Enable Register 1 and 2

2

00h			ACCVIE	NMIIE			OFIE	WDTIE		
			rw-0	rw-0			rw-0	rw-0		
WDTIE		g Timer interrup mer mode.	t enable. Inactiv	re if watchdog m	ode is selected.	Active if Watch	dog Timer is cor	nfigured in		
OFIE	Oscillator	Oscillator fault interrupt enable								
NMIIE	(Non)mas	skable interrupt	enable							
ACCVIE	Flash acc	cess violation int	errupt enable							
Address	7	6	5	4	3	2	1	0		
01h										

Table 7. Interrupt Flag Register 1 and 2

Address	7	6	5	4	3	2	1	0
02h				NMIIFG	RSTIFG	PORIFG	OFIFG	WDTIFG
				rw-0	rw-(0)	rw-(1)	rw-1	rw-(0)
WDTIFG					ecurity key viola NMI pin in reset			

OFIFG Flag set on oscillator fault.

PORIFG Power-On Reset interrupt flag. Set on V_{CC} power-up.

RSTIFG External reset interrupt flag. Set on a reset condition at \overline{RST} /NMI pin in reset mode. Reset on V_{CC} power-up.

NMIIFG Set via RST/NMI pin

Address	7	6	5	4	3	2	1	0
03h								



Memory Organization

Table 8. Memory Organization

		MSP430G2112 MSP430G2152	MSP430G2212 MSP430G2252	MSP430G2312 MSP430G2352	MSP430G2412 MSP430G2452
Memory	Size	1kB	2kB	4kB	8kB
Main: interrupt vector	Flash	0xFFFF to 0xFFC0	0xFFFF to 0xFFC0	0xFFFF to 0xFFC0	0xFFFF to 0xFFC0
Main: code memory	Flash	0xFFFF to 0xFC00	0xFFFF to 0xF800	0xFFFF to 0xF000	0xFFFF to 0xE000
Information memory	Size	256 Byte	256 Byte	256 Byte	256 Byte
	Flash	010FFh to 01000h	010FFh to 01000h	010FFh to 01000h	010FFh to 01000h
RAM	Size	128 B	256 B	256 B	256 B
		0x027F to 0x0200	0x02FF to 0x0200	0x02FF to 0x0200	0x02FF to 0x0200
Peripherals	16-bit	01FFh to 0100h	01FFh to 0100h	01FFh to 0100h	01FFh to 0100h
	8-bit	0FFh to 010h	0FFh to 010h	0FFh to 010h	0FFh to 010h
	8-bit SFR	0Fh to 00h	0Fh to 00h	0Fh to 00h	0Fh to 00h

Flash Memory

The flash memory can be programmed via the Spy-Bi-Wire/JTAG port or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 64 bytes each. Each segment in main memory is 512 bytes in size.
- · Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually or as a group with segments 0 to n. Segments A to D are also called *information memory*.
- Segment A contains calibration data. After reset, segment A is protected against programming and erasing. It
 can be unlocked, but care should be taken not to erase this segment if the device-specific calibration data is
 required.



Peripherals

Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, see the MSP430x2xx Family User's Guide (SLAU144).

Oscillator and System Clock

The clock system is supported by the basic clock module that includes support for a 32768-Hz watch crystal oscillator, an internal very-low-power low-frequency oscillator and an internal digitally controlled oscillator (DCO). The basic clock module is designed to meet the requirements of both low system cost and low power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 1 µs. The basic clock module provides the following clock signals:

- · Auxiliary clock (ACLK), sourced either from a 32768-Hz watch crystal or the internal LF oscillator.
- · Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.

The DCO settings to calibrate the DCO output frequency are stored in the information memory segment A.

Calibration Data Stored in Information Memory Segment A

Calibration data is stored for both the DCO and for ADC10 organized in a tag-length-value structure.

Table 9. Tags Used by the ADC Calibration Tags

NAME	NAME ADDRESS VALUE		DESCRIPTION
TAG_DCO_30	0x10F6	0x01	DCO frequency calibration at V _{CC} = 3 V and T _A = 30°C at calibration
TAG_ADC10_1	0x10DA	80x0	ADC10_1 calibration tag
TAG_EMPTY	-	0xFE	Identifier for empty memory areas

Table 10. Labels Used by the ADC Calibration Tags

LABEL	CONDITION AT CALIBRATION / DESCRIPTION	SIZE	ADDRESS OFFSET
CAL_ADC_25T85	INCHx = 0x1010, REF2_5 = 1, T _A = 85°C	word	0x0010
CAL_ADC_25T30	INCHx = 0x1010, REF2_5 = 1, T _A = 30°C	word	0x000E
CAL_ADC_25VREF_FACTOR	REF2_5 = 1, $T_A = 30^{\circ}C$, $I_{(VREF+)} = 1$ mA	word	0x000C
CAL_ADC_15T85	INCHx = 0x1010, REF2_5 = 0, T _A = 85°C	word	0x000A
CAL_ADC_15T30	INCHx = 0x1010, REF2_5 = 0, T _A = 30°C	word	0x0008
CAL_ADC_15VREF_FACTOR	REF2_5 = 0, $T_A = 30^{\circ}C$, $I_{(VREF+)} = 0.5 \text{ mA}$	word	0x0006
CAL_ADC_OFFSET	External VREF = 1.5 V, f _(ADC10CLK) = 5 MHz	word	0x0004
CAL_ADC_GAIN_FACTOR	External VREF = 1.5 V, f _(ADC10CLK) = 5 MHz	word	0x0002
CAL_BC1_1MHz	-	byte	0x0009
CAL_DCO_1MHz	-	byte	0x00008
CAL_BC1_8MHz	-	byte	0x0007
CAL_DCO_8MHz	-	byte	0x0006
CAL_BC1_12MHz	-	byte	0x0005
CAL_DCO_12MHz	-	byte	0x0004
CAL_BC1_16MHz	-	byte	0x0003
CAL_DCO_16MHz	-	byte	0x0002

www.ti.com

Main DCO Characteristics

- All ranges selected by RSELx overlap with RSELx + 1: RSELx = 0 overlaps RSELx = 1, ..., RSELx = 14 overlaps RSELx = 15.
- DCO control bits DCOx have a step size as defined by parameter S_{DCO}.
- Modulation control bits MODx select how often f_{DCO(RSEL,DCO+1)} is used within the period of 32 DCOCLK cycles. The frequency f_{DCO(RSEL,DCO)} is used for the remaining cycles. The frequency is an average equal to:

$$f_{average} = \frac{32 \times f_{DCO(RSEL,DCO)} \times f_{DCO(RSEL,DCO+1)}}{MOD \times f_{DCO(RSEL,DCO)} + (32 - MOD) \times f_{DCO(RSEL,DCO+1)}}$$

Brownout

The brownout circuit is implemented to provide the proper internal reset signal to the device during power on and power off.

Digital I/O

There are two 8-bit I/O ports implemented:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt condition(port P1 and port P2 only) is possible.
- Edge-selectable interrupt input capability for all the eight bits of port P1 and port P2, if available.
- Read/write access to port-control registers is supported by all instructions.
- Each I/O has an individually programmable pullup/pulldown resistor.
- Each I/O has an individually programmable pin-oscillator enable bit to enable low-cost touch sensing.

WDT+ Watchdog Timer

The primary function of the watchdog timer (WDT+) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be disabled or configured as an interval timer and can generate interrupts at selected time intervals.



Timer0 A3

Timer0_A3 is a 16-bit timer/counter with three capture/compare registers. Timer0_A3 can support multiple capture/compares, PWM outputs, and interval timing. Timer0_A3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 11. Timer0 A3 Signal Connections(1)

INPL	JT PIN NUME	BER	DEVICE	MODULE	MODULE	MODULE	OUTF	PUT PIN NUM	IBER	
N20, PW20	PW14	RSA16	INPUT SIGNAL	INPUT NAME	BLOCK	OUTPUT SIGNAL	N20, PW20	PW14	RSA16	
P1.0-2	P1.0-2	P1.0-1	TACLK	TACLK						
			ACLK	ACLK	Timer	NIA				
			SMCLK	SMCLK	Timer	NA				
PinOsc	PinOsc	PinOsc		INCLK						
P1.1-3	P1.1-3	P1.1-2	TA0.0	CCI0A	- CCR0 TA0		P1.2-4	P1.1-3	P1.1-2	
			ACLK	CCI0B		CCBO	T40	P1.5-7	P1.5-7	P1.5-6
			V _{SS}	GND		TAU				
			V _{CC}	V _{CC}						
P1.2-4	P1.2-4	P1.2-3	TA0.1	CCI1A			P1.2-4	P1.2-4	P1.2-3	
			CAOUT	CCI1B	CCD4	T 4 4	P1.6-14	P1.6-8	P1.6-7	
			V _{SS}	GND	CCR1	TA1	P2.6-19	P2.6-12	P2.6-12	
			V _{CC}	V _{CC}						
P1.4-6	P1.4-6	P1.4-5	TA0.2	CCI2A			P1.4-6	P1.4-6	P1.4-5	
PinOsc	PinOsc	PinOsc	TA0.2	CCI2B	0000	T40				
			V _{SS}	GND	CCR2	TA2				
			V _{CC}	V _{CC}						

⁽¹⁾ Only one pin-oscillator must be enabled at a time.

USI

The universal serial interface (USI) module is used for serial data communication and provides the basic hardware for synchronous communication protocols like SPI and I2C.

Comparator A+

The primary function of the Comparator_A+module is to support precision slope analog-to-digital conversions, battery-voltage supervision, and monitoring of external analog signals.

ADC10 (MSP430G2x52 only)

The ADC10 module supports fast, 10-bit analog-to-digital conversions. The module implements a 10-bit SAR core, sample select control, reference generator and data transfer controller, or DTC, for automatic conversion result handling, allowing ADC samples to be converted and stored without any CPU intervention.



Peripheral File Map

Table 12. Peripherals With Word Access

MODULE	REGISTER DESCRIPTION	REGISTER NAME	OFFSET
ADC10 (MSP430G2x52 devices only)	ADC data transfer start address	ADC10SA	01BCh
	ADC memory	ADC10MEM	01B4h
	ADC control register 1	ADC10CTL1	01B2h
	ADC control register 0	ADC10CTL0	01B0h
Timer0_A3	Capture/compare register	TACCR2	0176h
	Capture/compare register	TACCR1	0174h
	Capture/compare register	TACCR0	0172h
	Timer_A register	TAR	0170h
	Capture/compare control	TACCTL2	0166h
	Capture/compare control	TACCTL1	0164h
	Capture/compare control	TACCTL0	0162h
	Timer_A control	TACTL	0160h
	Timer_A interrupt vector	TAIV	012Eh
Flash Memory	Flash control 3	FCTL3	012Ch
	Flash control 2	FCTL2	012Ah
	Flash control 1	FCTL1	0128h
Watchdog Timer+	Watchdog/timer control	WDTCTL	0120h



Table 13. Peripherals With Byte Access

MODULE	REGISTER DESCRIPTION	REGISTER NAME	OFFSET
ADC10 (MSP430G2x52 devices only)	Analog enable 1	ADC10AE1	04Bh
	Analog enable 0	ADC10AE0	04Ah
	ADC data transfer control register 1	ADC10DTC1	049h
	ADC data transfer control register 0	ADC10DTC0	048h
USI	USI control 0	USICTL0	078h
	USI control 1	USICTL1	079h
	USI clock control	USICKCTL	07Ah
	USI bit counter	USICNT	07Bh
	USI shift register	USISR	07Ch
Comparator_A+	Comparator_A+ port disable	CAPD	05Bh
	Comparator_A+ control 2	CACTL2	05Ah
	Comparator_A+ control 1	CACTL1	059h
Basic Clock System+	Basic clock system control 3	BCSCTL3	053h
	Basic clock system control 2	BCSCTL2	058h
	Basic clock system control 1	BCSCTL1	057h
	DCO clock frequency control	DCOCTL	056h
Port P2	Port P2 selection 2	P2SEL2	042h
	Port P2 resistor enable	P2REN	02Fh
	Port P2 selection	P2SEL	02Eh
	Port P2 interrupt enable	P2IE	02Dh
	Port P2 interrupt edge select	P2IES	02Ch
	Port P2 interrupt flag	P2IFG	02Bh
	Port P2 direction	P2DIR	02Ah
	Port P2 output	P2OUT	029h
	Port P2 input	P2IN	028h
Port P1	Port P1 selection 2	P1SEL2	041h
	Port P1 resistor enable	P1REN	027h
	Port P1 selection	P1SEL	026h
	Port P1 interrupt enable	P1IE	025h
	Port P1 interrupt edge select	P1IES	024h
	Port P1 interrupt flag	P1IFG	023h
	Port P1 direction	P1DIR	022h
	Port P1 output	P1OUT	021h
	Port P1 input	P1IN	020h
Special Function	SFR interrupt flag 2	IFG2	003h
	SFR interrupt flag 1	IFG1	002h
	SFR interrupt enable 2	IE2	001h
	SFR interrupt enable 1	IE1	000h

www.ti.com

Absolute Maximum Ratings(1)


Voltage applied at V _{CC} to V _{SS}		–0.3 V to 4.1 V
Voltage applied to any pin ⁽²⁾		-0.3 V to V _{CC} + 0.3 V
Diode current at any device pin	±2 mA	
Character to an activity and a T (3)	Unprogrammed device	–55°C to 150°C
Storage temperature range, T _{stg} ⁽³⁾	Programmed device	–40°C to 85°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages referenced to V_{SS}. The JTAG fuse-blow voltage, V_{FB}, is allowed to exceed the absolute maximum rating. The voltage is applied to the TEST pin when blowing the JTAG fuse.
- (3) Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

Recommended Operating Conditions

	-		MIN	NOM	MAX	UNIT
V	Supply voltage	During program execution	1.8		3.6	V
vcc	Supply voltage	During flash programming/erase	2.2		3.6	V
V _{SS}	Supply voltage			0		V
T _A	Operating free-air temperature		-40		85	°C
		V _{CC} = 1.8 V, Duty cycle = 50% ± 10%	dc		6	
f _{SYSTEM}	Processor frequency (maximum MCLK frequency using the USART module) (1)(2)	V _{CC} = 2.7 V, Duty cycle = 50% ± 10%	dc		12	MHz
T _A		V _{CC} = 3.3 V, Duty cycle = 50% ± 10%	dc		16	

- (1) The MSP430 CPU is clocked directly with MCLK. Both the high and low phase of MCLK must not exceed the pulse width of the specified maximum frequency.
- (2) Modules might have a different maximum input clock specification. See the specification of the respective module in this data sheet.



Note: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum V_{CC} of 2.2 V.

Figure 1. Safe Operating Area



Electrical Characteristics


Active Mode Supply Current Into V_{CC} Excluding External Current


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (1)(2)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
		$f_{DCO} = f_{MCLK} = f_{SMCLK} = 1 \text{ MHz},$	2.2 V		220		
I _{AM,1MHz}	Active mode (AM) current (1 MHz)	f _{ACLK} = 32768 Hz, Program executes in flash, BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, CPUOFF = 0, SCG0 = 0, SCG1 = 0, OSCOFF = 0	3 V		320	400	μΑ

All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current. The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external load capacitance is chosen to closely match the required 9 pF.

Typical Characteristics – Active Mode Supply Current (Into V_{CC})








Figure 3. Active Mode Current vs DCO Frequency




Low-Power Mode Supply Currents (Into V_{CC}) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)(2)

P	ARAMETER	TEST CONDITIONS	T _A	V _{cc}	MIN	TYP	MAX	UNIT
I _{LPM0,1MHz}	Low-power mode 0 (LPM0) current ⁽³⁾	$ \begin{aligned} &f_{\text{MCLK}} = 0 \text{ MHz,} \\ &f_{\text{SMCLK}} = f_{\text{DCO}} = 1 \text{ MHz,} \\ &f_{\text{ACLK}} = 32768 \text{ Hz,} \\ &\text{BCSCTL1} = \text{CALBC1_1MHZ,} \\ &\text{DCOCTL} = \text{CALDCO_1MHZ,} \\ &\text{CPUOFF} = 1, \text{SCG0} = 0, \text{SCG1} = 0, \\ &\text{OSCOFF} = 0 \end{aligned} $	25°C	2.2 V		55		μΑ
I _{LPM2}	Low-power mode 2 (LPM2) current (4)	$\begin{split} &f_{\text{MCLK}} = f_{\text{SMCLK}} = 0 \text{ MHz}, \\ &f_{\text{DCO}} = 1 \text{ MHz}, \\ &f_{\text{ACLK}} = 32768 \text{ Hz}, \\ &\text{BCSCTL1} = \text{CALBC1_1MHZ}, \\ &\text{DCOCTL} = \text{CALDCO_1MHZ}, \\ &\text{CPUOFF} = 1, \text{SCG0} = 0, \text{SCG1} = 1, \\ &\text{OSCOFF} = 0 \end{split}$	25°C	2.2 V		22		μΑ
I _{LPM3,LFXT1}	Low-power mode 3 (LPM3) current ⁽⁴⁾	$ \begin{aligned} f_{DCO} &= f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}, \\ f_{ACLK} &= 32768 \text{ Hz}, \\ CPUOFF &= 1, SCG0 = 1, SCG1 = 1, \\ OSCOFF &= 0 \end{aligned} $	25°C	2.2 V		0.7	1.0	μΑ
I _{LPM3,VLO}	Low-power mode 3 current, (LPM3) ⁽⁴⁾	$ \begin{aligned} f_{DCO} &= f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}, \\ f_{ACLK} &\text{from internal LF oscillator (VLO),} \\ CPUOFF &= 1, SCG0 = 1, SCG1 = 1, \\ OSCOFF &= 0 \end{aligned} $	25°C	2.2 V		0.5	0.7	μA
		$f_{DCO} = f_{MCLK} = f_{SMCLK} = 0 \text{ MHz},$	25°C			0.1	0.5	
I _{LPM4}	Low-power mode 4 (LPM4) current ⁽⁵⁾	f _{ACLK} = 0 Hz, CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1	85°C	2.2 V		0.8	1.5	μΑ

- (1) All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current.
- (2) The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF.
- (3) Current for brownout and WDT clocked by SMCLK included.
- (4) Current for brownout and WDT clocked by ACLK included.
- (5) Current for brownout included.

Typical Characteristics Low-Power Mode Supply Currents








Figure 5. LPM4 Current vs Temperature



Schmitt-Trigger Inputs – Ports Px⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
V	Desitive going input threshold voltage			0.45 V _{CC}		0.75 V _{CC}	V
V _{IT+}	Positive-going input threshold voltage		3 V	1.35		2.25	V
V	Negative-going input threshold voltage			0.25 V _{CC}		0.55 V _{CC}	V
V _{IT} _			3 V	0.75		1.65	V
V_{hys}	Input voltage hysteresis $(V_{IT+} - V_{IT-})$		3 V	0.3		1	V
R _{Pull}	Pullup/pulldown resistor	For pullup: V _{IN} = V _{SS} For pulldown: V _{IN} = V _{CC}	3 V	20	35	50	kΩ
C_{I}	Input capacitance	$V_{IN} = V_{SS}$ or V_{CC}			5		рF

⁽¹⁾ An external signal sets the interrupt flag every time the minimum interrupt pulse width t_(int) is met. It may be set even with trigger signals shorter than t_(int).

Leakage Current - Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN MAX	UNIT
$I_{lkg(Px.x)}$	High-impedance leakage current	(1) (2)	3 V	±50	nA

- The leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pin(s), unless otherwise noted.
- (2) The leakage of the digital port pins is measured individually. The port pin is selected for input, and the pullup/pulldown resistor is disabled.

Outputs – Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN TY	MAX	UNIT
V_{OH}	High-level output voltage	$I_{(OHmax)} = -6 \text{ mA}^{(1)}$	3 V	$V_{CC} - 0.3$	3	V
V_{OL}	Low-level output voltage	$I_{(OLmax)} = 6 \text{ mA}^{(1)}$	3 V	V _{SS} + 0.3	3	V

The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.

Output Frequency – Ports Px

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN TYP MAX	UNIT
$f_{Px.y}$	Port output frequency (with load)	Px.y, $C_L = 20 \text{ pF}$, $R_L = 1 \text{ k}\Omega^{(1)}$ (2)	3 V	12	MHz
f _{Port CLK}	Clock output frequency	$Px.y, C_L = 20 pF^{(2)}$	3 V	16	MHz

- A resistive divider with two 0.5-kΩ resistors between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider.
- (2) The output voltage reaches at least 10% and 90% V_{CC} at the specified toggle frequency.



Typical Characteristics – Outputs

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)






Figure 6.

TYPICAL LOW-LEVEL OUTPUT CURRENT vs LOW-LEVEL OUTPUT VOLTAGE




Figure 7.

TYPICAL HIGH-LEVEL OUTPUT CURRENT vs HIGH-LEVEL OUTPUT VOLTAGE




Figure 8.

TYPICAL HIGH-LEVEL OUTPUT CURRENT vs
HIGH-LEVEL OUTPUT VOLTAGE




Figure 9.




Pin-Oscillator Frequency - Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN TYP	MAX	UNIT
fo _{P1.x}	Dort output posillation fraguency	P1.y, $C_L = 10 \text{ pF}$, $R_L = 100 \text{ k}\Omega^{(1)(2)}$	3 V	1400		kHz
	Port output oscillation frequency	P1.y, $C_L = 20 \text{ pF}$, $R_L = 100 \text{ k}\Omega^{(1)(2)}$	3 V	900		
40	Dort output posillation fraguency	P2.0 to P2.5, $C_L = 10 \text{ pF}$, $R_L = 100 \text{ k}\Omega^{(1)(2)}$	3 V	1800		kHz
fo _{P2.x}	Port output oscillation frequency	P2.0 to P2.5, $C_L = 20 \text{ pF}$, $R_L = 100 \text{ k}\Omega^{(1)(2)}$	3 V	1000		
fo _{P2.6/7}	Port output oscillation frequency	P2.6 and P2.7, $C_L = 20 \text{ pF}$, $R_L = 100 \text{ k}\Omega^{(1)(2)}$	3 V	700		kHz

- A resistive divider with two 100-kΩ resistors between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider.
- (2) The output voltage oscillates with a typical amplitude of 700 mV at the specified toggle frequency.

Typical Characteristics – Pin-Oscillator Frequency CILLATING FREQUENCY TYPICAL OSCILLATING FREQUENCY






Figure 11.



POR/Brownout Reset (BOR)⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP MAX	UNIT
V _{CC(start)}	See Figure 12	dV _{CC} /dt ≤ 3 V/s		0.7 × '	V _(B_IT-)	V
$V_{(B_IT-)}$	See Figure 12 through Figure 14	dV _{CC} /dt ≤ 3 V/s			1.40	V
V _{hys(B_IT-)}	See Figure 12	dV _{CC} /dt ≤ 3 V/s			140	mV
t _{d(BOR)}	See Figure 12				2000	μs
t _(reset)	Pulse length needed at RST/NMI pin to accepted reset internally		2.2 V	2		μs

The current consumption of the brownout module is already included in the I_{CC} current consumption data. The voltage level V_(B_IT-) + V_{hys(B_IT-)}is ≤ 1.8 V.




Figure 12. POR/Brownout Reset (BOR) vs Supply Voltage



Typical Characteristics – POR/Brownout Reset (BOR)




Figure 13. $V_{CC(drop)}$ Level With a Square Voltage Drop to Generate a POR/Brownout Signal




Figure 14. V_{CC(drop)} Level With a Triangle Voltage Drop to Generate a POR/Brownout Signal



DCO Frequency

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		RSELx < 14		1.8		3.6	V
V_{CC}	Supply voltage	RSELx = 14		2.2		3.6	V
		RSELx = 15		3		3.6	V
f _{DCO(0,0)}	DCO frequency (0, 0)	RSELx = 0, $DCOx = 0$, $MODx = 0$	3 V	0.06		0.14	MHz
f _{DCO(0,3)}	DCO frequency (0, 3)	RSELx = 0, $DCOx = 3$, $MODx = 0$	3 V	0.07		0.17	MHz
f _{DCO(1,3)}	DCO frequency (1, 3)	RSELx = 1, $DCOx = 3$, $MODx = 0$	3 V		0.15		MHz
f _{DCO(2,3)}	DCO frequency (2, 3)	RSELx = 2, $DCOx = 3$, $MODx = 0$	3 V		0.21		MHz
f _{DCO(3,3)}	DCO frequency (3, 3)	RSELx = 3, $DCOx = 3$, $MODx = 0$	3 V		0.30		MHz
f _{DCO(4,3)}	DCO frequency (4, 3)	RSELx = 4, $DCOx = 3$, $MODx = 0$	3 V		0.41		MHz
f _{DCO(5,3)}	DCO frequency (5, 3)	RSELx = 5, $DCOx = 3$, $MODx = 0$	3 V		0.58		MHz
f _{DCO(6,3)}	DCO frequency (6, 3)	RSELx = 6, $DCOx = 3$, $MODx = 0$	3 V	0.54		1.06	MHz
f _{DCO(7,3)}	DCO frequency (7, 3)	RSELx = 7, $DCOx = 3$, $MODx = 0$	3 V	0.80		1.50	MHz
f _{DCO(8,3)}	DCO frequency (8, 3)	RSELx = 8, $DCOx = 3$, $MODx = 0$	3 V		1.6		MHz
f _{DCO(9,3)}	DCO frequency (9, 3)	RSELx = 9, $DCOx = 3$, $MODx = 0$	3 V		2.3		MHz
f _{DCO(10,3)}	DCO frequency (10, 3)	RSELx = 10, $DCOx = 3$, $MODx = 0$	3 V		3.4		MHz
f _{DCO(11,3)}	DCO frequency (11, 3)	RSELx = 11, DCOx = 3, MODx = 0	3 V		4.25		MHz
f _{DCO(12,3)}	DCO frequency (12, 3)	RSELx = 12, $DCOx = 3$, $MODx = 0$	3 V	4.30		7.30	MHz
f _{DCO(13,3)}	DCO frequency (13, 3)	RSELx = 13, $DCOx = 3$, $MODx = 0$	3 V	6.00		9.60	MHz
f _{DCO(14,3)}	DCO frequency (14, 3)	RSELx = 14, DCOx = 3, MODx = 0	3 V	8.60		13.9	MHz
f _{DCO(15,3)}	DCO frequency (15, 3)	RSELx = 15, DCOx = 3, MODx = 0	3 V	12.0		18.5	MHz
f _{DCO(15,7)}	DCO frequency (15, 7)	RSELx = 15, DCOx = 7, MODx = 0	3 V	16.0		26.0	MHz
S _{RSEL}	Frequency step between range RSEL and RSEL+1	$S_{RSEL} = f_{DCO(RSEL+1,DCO)}/f_{DCO(RSEL,DCO)}$	3 V		1.35		ratio
S _{DCO}	Frequency step between tap DCO and DCO+1	$S_{DCO} = f_{DCO(RSEL,DCO+1)}/f_{DCO(RSEL,DCO)}$	3 V		1.08		ratio
	Duty cycle	Measured at SMCLK output	3 V		50		%



Calibrated DCO Frequencies – Tolerance

PARAMETER	TEST CONDITIONS	T _A	V _{cc}	MIN	TYP	MAX	UNIT
1-MHz tolerance over temperature ⁽¹⁾	BCSCTL1= CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, calibrated at 30°C and 3 V	0°C to 85°C	3 V	-3	±0.5	+3	%
1-MHz tolerance over V _{CC}	BCSCTL1= CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, calibrated at 30°C and 3 V	30°C	1.8 V to 3.6 V	-3	±2	+3	%
1-MHz tolerance overall	BCSCTL1= CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, calibrated at 30°C and 3 V	-40°C to 85°C	1.8 V to 3.6 V	-6	±3	+6	%
8-MHz tolerance over temperature ⁽¹⁾	BCSCTL1= CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, calibrated at 30°C and 3 V	0°C to 85°C	3 V	-3	±0.5	+3	%
8-MHz tolerance over V _{CC}	BCSCTL1= CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, calibrated at 30°C and 3 V	30°C	2.2 V to 3.6 V	-3	±2	+3	%
8-MHz tolerance overall	BCSCTL1= CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, calibrated at 30°C and 3 V	-40°C to 85°C	2.2 V to 3.6 V	-6	±3	+6	%
12-MHz tolerance over temperature ⁽¹⁾	BCSCTL1= CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, calibrated at 30°C and 3 V	0°C to 85°C	3 V	-3	±0.5	+3	%
12-MHz tolerance over V _{CC}	BCSCTL1= CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, calibrated at 30°C and 3 V	30°C	2.7 V to 3.6 V	-3	±2	+3	%
12-MHz tolerance overall	BCSCTL1= CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, calibrated at 30°C and 3 V	-40°C to 85°C	2.7 V to 3.6 V	-6	±3	+6	%
16-MHz tolerance over temperature ⁽¹⁾	BCSCTL1= CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, calibrated at 30°C and 3 V	0°C to 85°C	3 V	-3	±0.5	+3	%
16-MHz tolerance over V _{CC}	BCSCTL1= CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, calibrated at 30°C and 3 V	30°C	3.3 V to 3.6 V	-3	±2	+3	%
16-MHz tolerance overall	BCSCTL1= CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, calibrated at 30°C and 3 V	-40°C to 85°C	3.3 V to 3.6 V	-6	±3	+6	%

⁽¹⁾ This is the frequency change from the measured frequency at 30°C over temperature.



Wake-Up From Lower-Power Modes (LPM3/4)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	0 117		,		,		
PARAMETER		PARAMETER TEST CONDITIONS		MIN TYP		MAX	UNIT
t _{DCO,LPM3/4}	DCO clock wake-up time from LPM3/4 ⁽¹⁾	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ	3 V		1.5		μs
t _{CPU,LPM3/4}	CPU wake-up time from LPM3/4 ⁽²⁾			t	1/f _{MCLK} + Clock,LPM3/4		

⁽¹⁾ The DCO clock wake-up time is measured from the edge of an external wake-up signal (for example, a port interrupt) to the first clock edge observable externally on a clock pin (MCLK or SMCLK).

Typical Characteristics - DCO Clock Wake-Up Time From LPM3/4




Figure 15. DCO Wake-Up Time From LPM3 vs DCO Frequency

⁽²⁾ Parameter applicable only if DCOCLK is used for MCLK.



Crystal Oscillator, XT1, Low-Frequency Mode⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f _{LFXT1,LF}	LFXT1 oscillator crystal frequency, LF mode 0, 1	XTS = 0, LFXT1Sx = 0 or 1	1.8 V to 3.6 V		32768		Hz
f _{LFXT1,LF,logic}	LFXT1 oscillator logic level square wave input frequency, LF mode	XTS = 0, XCAPx = 0, LFXT1Sx = 3	1.8 V to 3.6 V	10000	32768	50000	Hz
04	Oscillation allowance for	XTS = 0, LFXT1Sx = 0, f _{LFXT1,LF} = 32768 Hz, C _{L,eff} = 6 pF			500		kΩ
OA _{LF}	LF crystals	$XTS = 0$, $LFXT1Sx = 0$, $f_{LFXT1,LF} = 32768$ Hz, $C_{L,eff} = 12$ pF			200		K12
		XTS = 0, $XCAPx = 0$			1		
0	Integrated effective load	XTS = 0, $XCAPx = 1$			5.5		~F
$C_{L,eff}$	capacitance, LF mode ⁽²⁾	XTS = 0, $XCAPx = 2$			8.5		pF
		XTS = 0, XCAPx = 3			11		
Duty cycle	LF mode	XTS = 0, Measured at P2.0/ACLK, f _{LFXT1,LF} = 32768 Hz	2.2 V	30	50	70	%
f _{Fault,LF}	Oscillator fault frequency, LF mode ⁽³⁾	XTS = 0, XCAPx = 0, LFXT1Sx = 3 ⁽⁴⁾	2.2 V	10		10000	Hz

- (1) To improve EMI on the XT1 oscillator, the following guidelines should be observed.
 - (a) Keep the trace between the device and the crystal as short as possible.
 - (b) Design a good ground plane around the oscillator pins.
 - (c) Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - (d) Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - (e) Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
 - (f) If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.
 - (g) Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.
- (2) Includes parasitic bond and package capacitance (approximately 2 pF per pin).
 - Because the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (3) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.
- (4) Measured with logic-level input frequency but also applies to operation with crystals.

Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	T _A	V _{cc}	MIN	TYP	MAX	UNIT
f_{VLO}	VLO frequency	-40°C to 85°C	3 V	4	12	20	kHz
df_{VLO}/d_{T}	VLO frequency temperature drift	-40°C to 85°C	3 V		0.5		%/°C
df_{VLO}/dV_{CC}	VLO frequency supply voltage drift	25°C	1.8 V to 3.6 V		4		%/V

Timer A

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP MAX	UNIT
f _{TA}	Timer_A input clock frequency	SMCLK Duty cycle = 50% ± 10%		f _{SYSTEM}	MHz
t _{TA,cap}	Timer_A capture timing	TAO, TA1	3 V	20	ns



USI, Universal Serial Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP	P MAX	UNIT
f _{USI}	USI module clock frequency	External: SCLK, Duty cycle = 50% ± 10%		f _{SYSTE}	EM	MHz
f _(SCLK)	Serial clock frequency, slave mode	SPI slave mode	3 V		6	MHz
V _{OL,I2C}	Low-level output voltage on SDA and SCL	USI module in I2C mode, I _(OLmax) = 1.5 mA	3 V	V _{SS}	V _{SS} + 0.4	V

Typical Characteristics -- USI Low-Level Output Voltage on SDA and SCL




Figure 16. USI Low-Level Output Voltage vs Output Current




Figure 17. USI Low-Level Output Voltage vs Output Current




Comparator_A+

	PARAMETER	TEST CONDITIONS	v_{cc}	MIN	TYP	MAX	UNIT
I _(DD)		CAON = 1, CARSEL = 0, CAREF = 0	3 V		45		μA
$I_{(Refladder/RefDiode)}$		CAON = 1, CARSEL = 0, CAREF = 1/2/3, No load at CA0 and CA1	3 V		45		μΑ
V _(IC)	Common-mode input voltage	CAON = 1	3 V	0		V _{CC} – 1	V
V _(Ref025)	(Voltage at 0.25 V _{CC} node) ÷ V _{CC}	PCA0 = 1, CARSEL = 1, CAREF = 1, No load at CA0 and CA1	3 V		0.24		
V _(Ref050)	(Voltage at 0.5 V _{CC} node) ÷ V _{CC}	PCA0 = 1, CARSEL = 1, CAREF = 2, No load at CA0 and CA1	3 V		0.48		
V _(RefVT)	See Figure 18 and Figure 19	PCA0 = 1, CARSEL = 1, CAREF = 3, No load at CA0 and CA1, T _A = 85°C	3 V		490		mV
V _(offset)	Offset voltage ⁽¹⁾		3 V		±10		mV
V _{hys}	Input hysteresis	CAON = 1	3 V		0.7		mV
	Response time	T _A = 25°C, Overdrive 10 mV, Without filter: CAF = 0	3 V		120		ns
	(low-high and high-low)	T _A = 25°C, Overdrive 10 mV, With filter: CAF = 1	3 V		1.5		μs

⁽¹⁾ The input offset voltage can be cancelled by using the CAEX bit to invert the Comparator_A+ inputs on successive measurements. The two successive measurements are then summed together.



Typical Characteristics - Comparator_A+






Figure 18. $V_{(RefVT)}$ vs Temperature, V_{CC} = 2.2 V

Figure 19. $V_{(RefVT)}$ vs Temperature, $V_{CC} = 3 V$




Figure 20. Short Resistance vs V_{IN}/V_{CC}



10-Bit ADC, Power Supply and Input Range Conditions (MSP430G2x52 Only)

	PARAMETER	TEST CONDITIONS	T _A	V _{cc}	MIN	TYP	MAX	UNIT
V _{CC}	Analog supply voltage	V _{SS} = 0 V			2.2		3.6	V
V _{Ax}	Analog input voltage ⁽²⁾	All Ax terminals, Analog inputs selected in ADC10AE register		3 V	0		V _{CC}	V
I _{ADC10}	ADC10 supply current ⁽³⁾	f _{ADC10CLK} = 5.0 MHz, ADC10ON = 1, REFON = 0, ADC10SHT0 = 1, ADC10SHT1 = 0, ADC10DIV = 0	25°C	3 V		0.6		mA
	Reference supply current,	f _{ADC10CLK} = 5.0 MHz, ADC10ON = 0, REF2_5V = 0, REFON = 1, REFOUT = 0	25%0	2.1/		0.25		A
I _{REF+}	Reference supply current, reference buffer disabled (4)	f _{ADC10CLK} = 5.0 MHz, ADC10ON = 0, REF2_5V = 1, REFON = 1, REFOUT = 0	− 25°C	3 V		0.25		mA mA
I _{REFB,0}	Reference buffer supply current with ADC10SR = $0^{(4)}$	f _{ADC10CLK} = 5.0 MHz, ADC10ON = 0, REFON = 1, REF2_5V = 0, REFOUT = 1, ADC10SR = 0	25°C	3 V		1.1		mA
I _{REFB,1}	Reference buffer supply current with ADC10SR = 1 (4)	f _{ADC10CLK} = 5.0 MHz, ADC10ON = 0, REFON = 1, REF2_5V = 0, REFOUT = 1, ADC10SR = 1	25°C	3 V		0.5		mA
Cı	Input capacitance	Only one terminal Ax can be selected at one time	25°C	3 V			27	pF
R_{l}	Input MUX ON resistance	$0 \text{ V} \leq \text{V}_{Ax} \leq \text{V}_{CC}$	25°C	3 V		1000		Ω

The leakage current is defined in the leakage current table with Px.x/Ax parameter.

The analog input voltage range must be within the selected reference voltage range V_{R+} to V_{R-} for valid conversion results.

The internal reference supply current is not included in current consumption parameter I_{ADC10} . The internal reference current is supplied via terminal V_{CC} . Consumption is independent of the ADC10ON control bit, unless a conversion is active. The REFON bit enables the built-in reference to settle before starting an A/D conversion.

www.ti.com

10-Bit ADC, Built-In Voltage Reference (MSP430G2x52 Only)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
V	Positive built-in reference	I _{VREF+} ≤ 1 mA, REF2_5V = 0		2.2			V
V _{CC,REF+}	analog supply voltage range	I _{VREF+} ≤ 1 mA, REF2_5V = 1		2.9			V
V	Positive built-in reference	$I_{VREF+} \le I_{VREF+} max$, REF2_5V = 0	3 V	1.41	1.5	1.59	V
V _{REF+}	voltage	$I_{VREF+} \le I_{VREF+}$ max, REF2_5V = 1	3 V	2.35	2.5	2.65	
I _{LD,VREF+}	Maximum VREF+ load current		3 V			±1	mA
	VDEE Lload regulation	I_{VREF+} = 500 μA ± 100 μA, Analog input voltage V_{Ax} ≉ 0.75 V, REF2_5V = 0	3 V			±2	LSB
	VREF+ load regulation	I_{VREF+} = 500 μA ± 100 μA, Analog input voltage V_{Ax} ≉ 1.25 V, REF2_5V = 1	3 V		±2		LOB
	V _{REF+} load regulation response time	$I_{VREF+} = 100 \mu A \rightarrow 900 \mu A,$ $V_{AX} \neq 0.5 \times VREF+,$ Error of conversion result ≤ 1 LSB, ADC10SR = 0	3 V			400	ns
C _{VREF+}	Maximum capacitance at pin VREF+	I _{VREF+} ≤ ±1 mA, REFON = 1, REFOUT = 1	3 V			100	pF
TC _{REF+}	Temperature coefficient	I_{VREF+} = const with 0 mA $\leq I_{VREF+} \leq$ 1 mA	3 V			±100	ppm/ °C
t _{REFON}	Settling time of internal reference voltage to 99.9% VREF	$I_{VREF+} = 0.5 \text{ mA}, REF2_5V = 0,$ REFON = $0 \rightarrow 1$	3.6 V			30	μs
t _{REFBURST}	Settling time of reference buffer to 99.9% VREF	I _{VREF+} = 0.5 mA, REF2_5V = 1, REFON = 1, REFBURST = 1, ADC10SR = 0	3 V			2	μs

33



10-Bit ADC, External Reference⁽¹⁾ (MSP430G2x52 Only)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP MAX	UNIT
VEREF+	Positive external reference input voltage range (2)	VEREF+ > VEREF-, SREF1 = 1, SREF0 = 0		1.4	V _{CC}	V
VEREIT		VEREF- \leq VEREF+ \leq V _{CC} $-$ 0.15 V, SREF1 = 1, SREF0 = 1 (3)		1.4	3	V
VEREF-	Negative external reference input voltage range (4)	VEREF+ > VEREF-		0	1.2	V
ΔVEREF	Differential external reference input voltage range, ΔVEREF = VEREF+ – VEREF-	VEREF+ > VEREF- (5)		1.4	V_{CC}	V
	Static input current into VEDEE	$0 \text{ V} \leq \text{VEREF+} \leq \text{V}_{CC}$, SREF1 = 1, SREF0 = 0	3 V		±1	
VEREF+	Static input current into VEREF+	$0 \text{ V} \le \text{VEREF+} \le \text{V}_{\text{CC}} - 0.15 \text{ V} \le 3 \text{ V},$ SREF1 = 1, SREF0 = $1^{(3)}$	3 V		0	μA
I _{VEREF}	Static input current into VEREF-	0 V ≤ VEREF- ≤ V _{CC}	3 V		±1	μΑ

- (1) The external reference is used during conversion to charge and discharge the capacitance array. The input capacitance, C_I, is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 10-bit accuracy.
- (2) The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.
- (3) Under this condition the external reference is internally buffered. The reference buffer is active and requires the reference buffer supply current I_{REFB}. The current consumption can be limited to the sample and conversion period with REBURST = 1.
- (4) The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.
- (5) The accuracy limits the minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.

10-Bit ADC, Timing Parameters (MSP430G2x52 Only)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITION	ONS	V _{CC}	MIN	TYP	MAX	UNIT
£	ADC10 input clock frequency	For specified performance of ADC10 linearity parameters	ADC10SR = 0	2.1/	0.45		6.3	MHz
TADC10CLK			ADC10SR = 1	3 V	0.45		1.5	IVI□Z
f _{ADC10OSC}	ADC10 built-in oscillator frequency	ADC10DIVx = 0, ADC10SSELx = 0, f _{ADC10CLK} = f _{ADC10OSC}		3 V	3.7		6.3	MHz
	Conversion time	ADC10 built-in oscillator, ADC1 $f_{ADC10CLK} = f_{ADC10OSC}$	10SSELx = 0,	3 V	2.06		3.51	
t _{CONVERT}		f _{ADC10CLK} from ACLK, MCLK, o ADC10SSELx ≠ 0	or SMCLK:		13 × ADC10DIV × 1/f _{ADC10CLK}		μs	
t _{ADC10ON}	Turn-on settling time of the ADC	(1)					100	ns

The condition is that the error in a conversion started after t_{ADC100N} is less than ±0.5 LSB. The reference and input signal are already settled.

10-Bit ADC, Linearity Parameters (MSP430G2x52 Only)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
E _I	Integral linearity error		3 V			±1	LSB
E _D	Differential linearity error		3 V			±1	LSB
Eo	Offset error	Source impedance R_S < 100 Ω	3 V			±1	LSB
E _G	Gain error		3 V		±1.1	±2	LSB
E _T	Total unadjusted error		3 V		±2	±5	LSB



10-Bit ADC, Temperature Sensor and Built-In V_{MID} (MSP430G2x52 Only)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
I _{SENSOR}	Temperature sensor supply current ⁽¹⁾	REFON = 0, INCHx = 0Ah, $T_A = 25$ °C	3 V		60		μΑ
TC _{SENSOR}		ADC10ON = 1, INCHx = 0Ah (2)	3 V		3.55		mV/°C
t _{Sensor(sample)}	Sample time required if channel 10 is selected (3)	ADC10ON = 1, INCHx = 0Ah, Error of conversion result ≤ 1 LSB	3 V	30			μs
I _{VMID}	Current into divider at channel 11	ADC10ON = 1, INCHx = 0Bh	3 V			(4)	μΑ
V _{MID}	V _{CC} divider at channel 11	ADC10ON = 1, INCHx = 0Bh, $V_{MID} \neq 0.5 \times V_{CC}$	3 V		1.5		V
t _{VMID(sample)}	Sample time required if channel 11 is selected ⁽⁵⁾	ADC10ON = 1, INCHx = 0Bh, Error of conversion result ≤ 1 LSB	3 V	1220			ns

⁽¹⁾ The sensor current I_{SENSOR} is consumed if (ADC10ON = 1 and REFON = 1) or (ADC10ON = 1 and INCH = 0Ah and sample signal is high). When REFON = 1, I_{SENSOR} is included in I_{REF+}. When REFON = 0, I_{SENSOR} applies during conversion of the temperature sensor input (INCH = 0Ah).

- The following formula can be used to calculate the temperature sensor output voltage:
 - $V_{Sensor,typ} = TC_{Sensor} (273 + T [^{\circ}C]) + V_{Offset,sensor} [mV] or$
- $V_{Sensor,typ} = TC_{Sensor} T [^{\circ}C] + V_{Sensor} (T_{A} = 0^{\circ}C) [mV]$ The typical equivalent impedance of the sensor is 51 k Ω . The sample time required includes the sensor-on time $t_{SENSOR(on)}$. No additional current is needed. The V_{MID} is used during sampling.
- The on-time $t_{VMID(on)}$ is included in the sampling time $t_{VMID(sample)}$; no additional on time is needed.

Flash Memory

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
V _{CC(PGM/ERASE)}	Program and erase supply voltage			2.2		3.6	V
f _{FTG}	Flash timing generator frequency			257		476	kHz
I _{PGM}	Supply current from V _{CC} during program		2.2 V/3.6 V		1	5	mA
I _{ERASE}	Supply current from V _{CC} during erase		2.2 V/3.6 V		1	7	mA
t _{CPT}	Cumulative program time (1)		2.2 V/3.6 V			10	ms
t _{CMErase}	Cumulative mass erase time		2.2 V/3.6 V	20			ms
	Program/erase endurance			10 ⁴	10 ⁵		cycles
t _{Retention}	Data retention duration	$T_J = 25^{\circ}C$		100			years
t _{Word}	Word or byte program time	(2)			30		t _{FTG}
t _{Block, 0}	Block program time for first byte or word	(2)			25		t _{FTG}
t _{Block, 1-63}	Block program time for each additional byte or word	(2)			18		t _{FTG}
t _{Block, End}	Block program end-sequence wait time	(2)			6		t _{FTG}
t _{Mass Erase}	Mass erase time	(2)			10593		t _{FTG}
t _{Seg Erase}	Segment erase time	(2)			4819		t _{FTG}

The cumulative program time must not be exceeded when writing to a 64-byte flash block. This parameter applies to all programming methods: individual word/byte write and block write modes.

These values are hardwired into the Flash Controller's state machine ($t_{FTG} = 1/f_{FTG}$).



RAM

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
V _(RAMh)	RAM retention supply voltage (1)	CPU halted	1.6	V

⁽¹⁾ This parameter defines the minimum supply voltage V_{CC} when the data in RAM remains unchanged. No program execution should happen during this supply voltage condition.

JTAG and Spy-Bi-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	v_{cc}	MIN	TYP	MAX	UNIT
f _{SBW}	Spy-Bi-Wire input frequency		2.2 V	0		20	MHz
t _{SBW,Low}	Spy-Bi-Wire low clock pulse length		2.2 V	0.025		15	μs
t _{SBW,En}	Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge ⁽¹⁾)		2.2 V			1	μs
t _{SBW,Ret}	Spy-Bi-Wire return to normal operation time		2.2 V	15		100	μs
f _{TCK}	TCK input frequency ⁽²⁾		2.2 V	0		5	MHz
R _{Internal}	Internal pulldown resistance on TEST		2.2 V	25	60	90	kΩ

Tools accessing the Spy-Bi-Wire interface need to wait for the maximum t_{SBW,En} time after pulling the TEST/SBWCLK pin high before applying the first SBWCLK clock edge.

JTAG Fuse⁽¹⁾

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V _{CC(FB)}	Supply voltage during fuse-blow condition	T _A = 25°C	2.5		V
V_{FB}	Voltage level on TEST for fuse blow		6	7	V
I _{FB}	Supply current into TEST during fuse blow			100	mA
t _{FB}	Time to blow fuse			1	ms


⁽¹⁾ Once the fuse is blown, no further access to the JTAG/Test, Spy-Bi-Wire, and emulation feature is possible, and JTAG is switched to bypass mode.

⁽²⁾ f_{TCK} may be restricted to meet the timing requirements of the module selected.



PIN SCHEMATICS

Port P1 Pin Schematic: P1.0 to P1.2, Input/Output With Schmitt Trigger



^{*} Note: MSP430G2x32 devices only. MSP430G2x22 devices have no ADC10.




Table 14. Port P1 (P1.0 to P1.2) Pin Functions

DIN 1445				CON	ROL BITS / SIGN	IALS ⁽¹⁾	
PIN NAME (P1.x)	x	FUNCTION	P1DIR.x	P1SEL.x	P1SEL2.x	from Comparator	ADC10AE.x (INCH.y=1) ⁽²⁾
P1.0/		P1.x (I/O)	I: 0; O: 1	0	0	0	0
TA0CLK/		TA0.TACLK	0	1	0	0	0
ACLK/		ACLK	1	1	0	0	0
A0 ⁽²⁾ /	0	A0	Х	Х	Х	0	1 (y = 0)
CA0/		CA0	X	Х	Х	1	0
Pin Osc		Capacitive sensing	Х	0	1	0	0
P1.1/		P1.x (I/O)	I: 0; O: 1	0	0	0	0
TA0.0/		TA0.0	1	1	0	0	0
		TA0.CCI0A	0	1	0	0	0
A1 ⁽²⁾ /	1	A1	Х	Х	Х	0	1 (y = 1)
CA1/		CA1	Х	Х	Х	1	0
Pin Osc		Capacitive sensing	Х	0	1	0	0
P1.2/		P1.x (I/O)	I: 0; O: 1	0	0	0	0
TA0.1/		TA0.1	1	1	0	0	0
		TA0.CCI1A	0	1	0	0	0
A2 ⁽²⁾ /	2	A2	Х	Х	Х	0	1 (y = 2)
CA2/		CA2	Х	Х	Х	1	0
Pin Osc		Capacitive sensing	Х	0	1	0	0

⁽¹⁾ X = don't care(2) MSP430G2x52 devices only



Port P1 Pin Schematic: P1.3, Input/Output With Schmitt Trigger



^{*} Note: MSP430G2x52 devices only. MSP430G2x12 devices have no ADC10.

Table 15. Port P1 (P1.3) Pin Functions


DINI NIA ME				CONT	ROL BITS / SIGN	IALS ⁽¹⁾	
PIN NAME (P1.x)	x	FUNCTION	P1DIR.x	P1SEL.x	P1SEL2.x	from Comparator	ADC10AE.x (INCH.x=1) ⁽²⁾
P1.3/		P1.x (I/O)	I: 0; O: 1	0	0	0	0
ADC10CLK ⁽²⁾ /		ADC10CLK	1	1	0	0	0
CAOUT/		CAOUT	1	1	1	0	0
A3 ⁽²⁾ /		A3	Х	Х	Х	0	1 (y = 3)
VREF-(2)/	3	VREF-	Х	Х	Х	0	1
VEREF-(2)/		VEREF-	Х	Х	Х	0	1
CA3/		CA3	Х	Х	Х	1	0
Pin Osc		Capacitive sensing	Х	0	1	0	0

¹⁾ X = don't care

⁽²⁾ MSP430G2x52 devices only



Port P1 Pin Schematic: P1.4, Input/Output With Schmitt Trigger



^{*} Note: MSP430G2x52 devices only. MSP430G2x12 devices have no ADC10.

Table 16. Port P1 (P1.4) Pin Functions


PIN NAME					CONTROL BIT	S / SIGNALS ⁽¹⁾		
(P1.x)	x	FUNCTION	P1DIR.x	P1SEL.x	P1SEL2.x	ADC10AE.x (INCH.x=1) ⁽²⁾	JTAG Mode	CAPD.y
P1.4/		P1.x (I/O)	I: 0; O: 1	0	0	0	0	0
SMCLK/		SMCLK	1	1	0	0	0	0
TA0.2/		TA0.2	1	1	1	0	0	0
		TA0.CCI2A	0	1	1	0	0	0
VREF+(2)/		VREF+	Х	Х	Х	1	0	0
VEREF+(2)/	4	VEREF+	Х	Х	Х	1	0	0
A4 ⁽²⁾ /		A4	Х	Х	Х	1 (y = 4)	0	0
CA4/		CA4	Х	Х	Х	0	0	1 (y = 4)
TCK/		тск	Х	Х	Х	0	1	0
Pin Osc		Capacitive sensing	X	0	1	0	0	0

⁽¹⁾ X = don't care

MSP430G2x52 devices only



Port P1 Pin Schematic: P1.5 to P1.7, Input/Output With Schmitt Trigger



^{*} Note: MSP430G2x52 devices only. MSP430G2x12 devices have no ADC10.



Table 17. Port P1 (P1.5 to P1.7) Pin Functions

PIN NAME					CONTR	ROL BITS / SIG	NALS ⁽¹⁾		
(P1.x)	x	FUNCTION	P1DIR.x	P1SEL.x	P1SEL2.x	USIP.x	JTAG Mode	CAPD.y	ADC10AE.x (INCH.x=1) ⁽²⁾
P1.5/		P1.x (I/O)	I: 0; O: 1	0	0	0	0	0	0
TA0.0/		TA0.0	1	1	0	0	0	0	0
SCLK/		SPI mode	from USI	1	0	1	0	0	0
A5 ⁽²⁾ /	5	A5	Х	Х	Х	Х	0	0	1 (y = 5)
CA5/		CA5	Х	Х	Х	Х	0	1	0
TMS/		TMS	Х	Х	Х	Х	1	Х	Х
Pin Osc		Capacitive sensing	Х	0	1	Х	0	0	0
P1.6/		P1.x (I/O)	I: 0; O: 1	0	0	0	0	0	0
TA0.1/		TA0.1	1	1	0	0	0	0	0
SDO/		SPI mode	from USI	1	0	1	0	0	0
SCL/	_	I2C mode	from USI	1	0	1	0	0	0
A6 ⁽²⁾ /	6	A6	Х	Х	Х	Х	0	0	1 (y = 6)
CA6/		CA6	Х	Х	Х	Х	0	1	0
TDI/TCLK/		TDI/TCLK	Х	Х	Х	Х	1	Х	Х
Pin Osc		Capacitive sensing	Х	0	1	Х	0	0	0
P1.7/		P1.x (I/O)	I: 0; O: 1	0	0	0	0	0	0
CAOUT/		CAOUT	1	1	0	0	0	0	0
SDI/		SPI mode	from USI	1	0	1	0	0	0
SDO/	_	SPI mode	from USI	1	0	1	0	0	0
A7 ⁽²⁾ /	7	A7	Х	Х	Х	Х	0	0	1 (y = 7)
CA7/		CA7	Х	Х	Х	Х	0	1	0
TDO/TDI/		TDO/TDI	Х	Х	Х	Х	1	Х	Х
Pin Osc		Capacitive sensing	Х	0	1	Х	0	0	0

⁽¹⁾ X = don't care(2) MSP430G2x52 devices only



Port P2 Pin Schematic: P2.0 to P2.5, Input/Output With Schmitt Trigger




Table 18. Port P2 (P2.0 to P2.5) Pin Functions

PIN NAME		FUNCTION	CONT	ROL BITS / SIGN	IALS ⁽¹⁾
(P2.x)	Х	FUNCTION	P2DIR.x	P2SEL.x	P2SEL2.x
P2.0/	_	P2.x (I/O)	I: 0; O: 1	0	0
Pin Osc	0	Capacitive sensing	X	0	1
P2.1/		P2.x (I/O)	I: 0; O: 1	0	0
Pin Osc	1	Capacitive sensing	X	1	
P2.2/	_	P2.x (I/O)	I: 0; O: 1	0	0
Pin Osc	2	Capacitive sensing	X	0	1
P2.3/	_	P2.x (I/O)	I: 0; O: 1	0	0
Pin Osc	3	Capacitive sensing	X	0	1
P2.4/		P2.x (I/O)	I: 0; O: 1	0	0
Pin Osc	4	Capacitive sensing	X	0	1
P2.5/	-	P2.x (I/O)	I: 0; O: 1	0	0
Pin Osc	5	Capacitive sensing	X	0	1

(1) X = don't care



Port P2 Pin Schematic: P2.6, Input/Output With Schmitt Trigger




Table 19. Port P2 (P2.6) Pin Functions

DINI NIAME	PIN NAME		CONTROL BITS / SIGNALS ⁽¹⁾				
(P2.x)	x	FUNCTION	P2DIR.x	P2SEL.6 P2SEL.7	P2SEL2.6 P2SEL2.7		
XIN/		XIN	Х	1 1	0 0		
P2.6/	6	P2.x (I/O)	I: 0; O: 1	0 X	0 0		
TA0.1/	6	Timer0_A3.TA1	1	1 0	0 0		
Pin Osc		Capacitive sensing	Х	0 X	1 X		

(1) X = don't care



Port P2 Pin Schematic: P2.7, Input/Output With Schmitt Trigger




Table 20. Port P2 (P2.7) Pin Functions

PIN NAME			CONTROL BITS / SIGNALS ⁽¹⁾					
(P2.x)	X	FUNCTION	P2DIR.x	P2SEL.6 P2SEL.7	P2SEL2.6 P2SEL2.7			
XOUT/		хоит	X	1 1	0			
P2.7/	7	P2.x (I/O)	I: 0; O: 1	0 X	0			
Pin Osc		Capacitive sensing	Х	0 X	1 X			

(1) X = don't care



REVISION HISTORY

REVISION	DESCRIPTION
SLAS722	Initial release
SLAS722A	Page 1, Changed Internal Frequencies up to 16 MHz With One Calibrated Frequency to Internal Frequencies up to 16 MHz With Four Calibrated Frequencies
SLAS722B	Added note concerning pulldown resistor to PW14 and RSA16 pinout drawings. Added "N20, PW20" to Input Pin Number and Output Pin Number columns in Table 11. Corrected pin numbers for P1.0 to P1.3 for PW14 package in Table 2.

26-Mar-2011

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
MSP430G2112IN20	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2112IPW14	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2112IPW14R	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2112IPW20	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2112IPW20R	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2112IRSA16R	ACTIVE	QFN	RSA	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430G2112IRSA16T	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430G2152IN20	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2152IPW14	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2152IPW14R	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2152IPW20	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2152IPW20R	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2152IRSA16R	ACTIVE	QFN	RSA	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430G2152IRSA16T	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430G2212IN20	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2212IPW14	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2212IPW14R	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2212IPW20	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	



26-Mar-2011

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
MSP430G2212IPW20R	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2212IRSA16R	ACTIVE	QFN	RSA	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430G2212IRSA16T	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430G2252IN20	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2252IPW14	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2252IPW14R	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2252IPW20	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2252IPW20R	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2252IRSA16R	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430G2252IRSA16T	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430G2312IN20	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2312IPW14	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2312IPW14R	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2312IPW20	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2312IPW20R	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2312IRSA16R	ACTIVE	QFN	RSA	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430G2312IRSA16T	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430G2352IN20	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2352IPW14	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	



26-Mar-2011

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
MSP430G2352IPW14R	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2352IPW20	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2352IPW20R	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2352IRSA16R	ACTIVE	QFN	RSA	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430G2352IRSA16T	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430G2412IN20	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2412IPW14	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2412IPW14R	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2412IPW20	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2412IPW20R	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2412IRSA16R	ACTIVE	QFN	RSA	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430G2412IRSA16T	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
MSP430G2452IN20	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2452IPW14	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2452IPW14R	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2452IPW20	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2452IPW20R	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
MSP430G2452IRSA16	PREVIEW	QFN	RSA	16		TBD	Call TI	Call TI	
MSP430G2452IRSA16R	ACTIVE	QFN	RSA	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	



PACKAGE OPTION ADDENDUM

26-Mar-2011

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
MSP430G2452IRSA16T	ACTIVE	QFN	RSA	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Mar-2011

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSP430G2452IRSA16R	QFN	RSA	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Mar-2011



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSP430G2452IRSA16R	QFN	RSA	16	3000	346.0	346.0	29.0

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



RSA (S-PQFP-N16)

PLASTIC QUAD FLATPACK



- NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - This drawing is subject to change without notice.
 - Quad Flatpack, No-leads (QFN) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
 - E. Falls within JEDEC MO-220.



RSA (S-PVQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTES:

- A. All linear dimensions are in millimeters
- B. The Pin 1 Identification mark is an optional feature that may be present on some devices In addition, this Pin 1 feature if present is electrically connected to the center thermal pad and therefore should be considered when routing the board layout.



RSA (S-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com https://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications			
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications		
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers		
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps		
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy		
DSP	dsp.ti.com	Industrial	www.ti.com/industrial		
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical		
Interface	interface.ti.com	Security	www.ti.com/security		
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps		
RF/IF and ZigBee® Solutions	www.ti.com/lprf				

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

e2e.ti.com

TI E2E Community Home Page