FIRMWARE AND SOFTWARE FOR AN INTEGRATED ELECTROPHYSIOLOGY DATA ACQUISITION AND STIMULATION SYSTEM

Kyle D. Batzer, M.S.E.

Western Michigan University, 2013

This thesis describes the firmware and software design for a prototype electrophysiology experimentation system. The overall system, built on the work of previous students and developed with fellow graduate student Mr. Donovan Squires, provides eight channels of acquisition and four channel of arbitrary waveform generation for stimulation of biological systems. In order to show the performance of the system, a common electrophysiology experiment was performed on the giant axon of an earthworm and the results were compared to previously validated systems. The developed system is intended to support future work at the Neurobiology Engineering Laboratory at Western Michigan University.

The user of the system is provided high-level control, experimentation scripting, and data visualization through use of a custom PC application. Real-time operations, such as data capture using an analog-to-digital converter and stimulation waveform output to a digital-to-analog converter, are implemented with a field-programmable gate array (FPGA). Domain specific support for -10mV to 10mV acquisition levels and differential waveform generation between -15V to 15V is provided via a custom printed circuit board when utilizing previously developed amplification and filtering circuitry.

FIRMWARE AND SOFTWARE FOR AN INTEGRATED ELECTROPHYSIOLOGY DATA ACQUISITION AND STIMULATION SYSTEM

by

Kyle D. Batzer

A thesis submitted to the Graduate College in partial fulfillment of the requirements for the Degree of Master of Science in Engineering (Computer) Electrical and Computer Engineering Western Michigan University December 2013

Thesis Committee:

Damon A. Miller, Ph.D., Chair Bradley J. Bazuin, Ph.D. Frank L. Severance, Ph.D.

Copyright © 2013 by Kyle D. Batzer.



Except where otherwise noted, this work is licensed under the Creative Commons Attribution 3.0 Unported License. To view a copy of this license, visit http://creativecommons.org/licenses/by/3.0/.

Foreword is Copyright© 2013 by Damon A. Miller. All rights reserved.

Some names in this thesis are trademarks. Lack of trademark symbol does not imply that a name is not a trademark.

ACKNOWLEDGMENTS

I would like to thank Dr. Miller, Dr. Severance, and Dr. Bazuin for their guidance and support throughout the project, even well in advance of my related senior design team project. I am also grateful for the support and contributions of doctoral students Michael Ellinger and John Stahl.

I thank Donovan Squires for his work on the Data Acquisition and Stimulation System hardware. It was a pleasure working alongside him for much of the project and I am very happy with what we were able to accomplish.

I thank my wife Kayla for supporting me through the effort, being patient with the long hours, and giving me a solid foundation on which to stand.

Kyle D. Batzer

FOREWORD

This thesis and the companion Master of Science in Electrical Engineering thesis by Mr. Donovan Squires describe a complete hardware and software instrumentation system for conducting electrophysiology experiments. The developed system features multiple channels that can be used for measurement and stimulation of biological electrical activity. These theses represent the culmination of many previous projects in the Western Michigan University Neurobiology Engineering Laboratory. This foreword provides a brief history of those previous projects to provide context for these two theses.

The original motivation for this line of research was the availability of microelectrode arrays (MEAs) from companies such as Multi Channel Systems (www.multichannelsystems.com). MEAs are essentially culture dishes with an array of implanted electrodes that enable monitoring and stimulation of neuron and neuronal network electrical activity. Reference [1] provides an excellent overview of studying learning in neuronal networks using MEAs. I was first introduced to MEAs via an article provided by Dr. John Gesink, Emeritus Chair of the WMU Department of Electrical Engineering. My first steps into this area included submission of an unfunded grant *From Artificial to Naturally Intelligent Systems: Computing with Neuron Cell Cultures* and auditing Dr. John Jellies' outstanding Advanced Neurobiology course in the Spring 2006 semester.

After discussions with Dr. Frank Severance, we decided to start a new laboratory to conduct research using MEAs, and I subsequently visited with Mr. Alex Cadotte at Dr. Thomas DeMarse's lab at the University of Florida to learn more about these devices, including efforts to use neuronal networks as an intelligent closed loop controller [2, 3].

A WMU Faculty Research and Creative Activities Support Fund grant, myself, Dr. Gesink, Dr. Severance, and the WMU Department of Electrical and Computer Engineering provided funds for cell culture equipment and supplies and instrumentation components. The WMU College of Engineering and Applied Sciences configured a laboratory for cell culture work and the Neurobiology Engineering Laboratory was born. Graduate student Mr. Michael Ellinger led the challenging effort to successfully culture the first cells in the lab in Summer 2008 [14]. Establishing a cell culturing capability relied on help from many people, most notably Biological Sciences graduate student Sr. John-Mary Vianney and her advisor Dr. John Spitsbergen.

In 2007, two senior design groups [4, 5] developed an initial design for the instrumentation system based on the research literature (including the key references [6, 7]) and a commercial system from Multi Channel Systems. In particular, [6] identified challenges and solutions with recording and stimulating using the same electrode. A third senior design group [8] continued this effort, breadboarding a single analog input channel and an associated digital control circuit. Mr. John Stahl conducted research on the noise characteristics of the analog input channel, building a complete analog/digital two channel prototype [9]. Mr. Stahl then designed a printed circuit board implementation for two analog input channels. A fourth senior design group [10] made significant progress on both the instrumentation system hardware and software, including development of a printed circuit board implementation of two analog input channels with the associated digital control circuit. A fifth senior design group [11] worked on this system with a focus of using an FPGA based solution for data acquisition and control via a computer.

Mr. Squires, working with Mr. Stahl, built on these previous accomplishments to produce

the instrumentation design presented in this thesis. His design features a modular system consisting of a "mother board" into which up to eight analog input channel cards (designed by Mr. Stahl) can be inserted. Mr. Batzer, leveraging his previous work as a member of the fourth senior design group, completed the design of an FPGA based solution for data acquisition and control of the instrumentation system via a computer, including a scripting language, as his thesis. A key laboratory accomplishment was using the developed instrumentation system to conduct a standard experiment that measures earthworm giant axon nerve impulses [9, 12, 13, 14] as described in this thesis.

I thank the many students that have worked in the lab over the years. I also thank my colleagues for their unselfish help in these projects, and in particular Dr. Frank Severance, who co-directs the lab, and Drs. Bazuin and Gesink. Finally, I thank the WMU College of Engineering and Applied Sciences, the Department of Electrical and Computer Engineering, the Lee Honors College, the Office of the Vice President for Research, and the NASA Michigan Space Grant Consortium for supporting the work of the Neurobiology Engineering Laboratory.

Dr. Damon A. Miller Associate Professor of Electrical and Computer Engineering Western Michigan University Co-Director, WMU Neurobiology Engineering Laboratory Kalamazoo, MI May 2013

TABLE OF CONTENTS

ACKNOWLEDGMENTS	ii
FOREWORD	iii
LIST OF TABLES	x
LIST OF FIGURES	xii
CHAPTER	
1. Introduction	1
2. Specifications	
3. Terminology	4

Table of Contents - Continued

CHAPTER

4	I. Syst	tem Design: Software and Firmware	5
	4.1.	Data Flow Analysis	7
	4.2.	RTSC FPGA Configuration	12
		4.2.1. Control Registers	12
		4.2.2. Analog-to-Digital Converter Module	14
		4.2.3. Digital-to-Analog Converter Module	20
		4.2.4. RS232 Module	28
		4.2.5. RAM Module	33
		4.2.6. USB Module	38
		4.2.7. Command Handler Module	42
	4.3.	RTSC Cypress EZ-USB	46
		4.3.1. FPGA Programming	46
		4.3.2. USB Data Transfers	46
	4.4.	Data Acquisition and Stimulation Control Center	48
		4.4.1. PC Application Design	49
		4.4.2. RTSC Application Programming Interface (API)	53

Table of Contents – Continued

CHAPTER

5.	Electrophysiology Application					
	5.1.	Earthy	vorm Setup	63		
	5.2.	Chlori	ding Silver Wire	64		
	5.3.	Earthy	worm Experiment Procedure	65		
		5.3.1.	Earthworm Dissection	65		
		5.3.2.	Electrical Setup	66		
		5.3.3.	Software Setup	66		
		5.3.4.	Stimulation and Recording	67		
	5.4.	Result	s	67		
6.	Spec	ificatio	ns Review	71		
7.	Cond	clusions	S	75		

Table of Contents - Continued

APPENDICES

A. GitHub Repository	79
B. Programming FPGA	81
C. Programming Cypress EZ-USB (CY7C68013A)	84
D. DASCC Scripting Amplitude	86
E. Earthworm Script and Waveform	88
F. DASCC Scripting Commands	90
G. RTSC FPGA Configuration - Code	93
H. Data Acquisition and Stimulation Control Center - Code	239
REFERENCES	272

LIST OF TABLES

1:	Channel Configuration Registers	. 13
2:	Stimulation Register	. 13
3:	Acquisition Register	. 13
4:	Analog-to-Digital Converter Module Signals	. 16
5:	Acquisition Packet Structure	. 18
6:	DAC Module Signals	. 22
7:	Memory Locations for Stimulation Waveforms	. 27
8:	RS232 Module Signals	. 30
9:	RAM Module Signals	. 36
10:	USB Module Signals	. 40
11:	Command Handler Module Signals	. 44
12:	Digilent Firmware Vs. Custom Firmware USB Configuration	47

List of Tables - Continued

13:	Set Channel Configuration Request	. 53
14:	Set Channel Configuration Reply	. 54
15:	Get Channel Configuration Request	. 54
16:	Get Channel Configuration Reply	. 54
17:	Set Acquisition Register Request	. 55
18:	Set Acquisition Register Reply	. 55
19:	Get Acquisition Register Request	. 55
20:	Get Acquisition Register Reply	. 56
21:	Set Waveform Request	. 56
22:	Set Waveform Reply	. 57
23:	Get Waveform Request	. 57
24:	Get Waveform Reply	. 58
25:	Set Stimulation Register Request	. 59
26:	Set Stimulation Register Reply	. 59
27:	Get Stimulation Register Request	. 59
28:	Get Stimulation Register Reply	. 60
29:	Buffer Fill Time	. 77
30:	DASCC Scripting Amplitude Hex Value Table	. 87

LIST OF FIGURES

1:	The Data Acquisition and Stimulation System. Figure by D. Squires [15]	6
2:	Acquisition Data Flow	7
3:	Stimulation Data Flow	10
4:	FPGA Top-Level Configuration	12
5:	AD7606 Serial Read Operation (Figure 6 from [20])	14
6:	ADC Module Block Diagram	17
7:	ADC Module Flow Chart	17
8:	ADC Capture Module Flow Chart	19
9:	AD5678 Serial Write (Figure 2 from [21])	21
10:	Block diagram of the DAC module IO and internal modules	23
11:	DAC_Init Flow Chart	24
12:	DAC_Channel Flow Chart	26
13:	SPI Transmit Flow Chart	28
14:	RS232 8-bit Transaction	28
15:	RS232 Block Diagram	29
16:	TX Module Flow Chart	31
17:	RX Module Flow Chart	32
18:	MT45W8MW16BGX Asynchronous Read Operation (Figure 5 from [22])	33

List of Figures - Continued

19: MT45W8MW16BGX Asynchronous Write Operation (Figure 6 from [22])	. 34
20: RAM Module Block Diagram	. 35
21: RAM Module Flow Chart	. 37
22: Synchronous Slave FIFO (as described in [23])	. 38
23: USB Module Block Diagram	. 39
24: USB Module Flow Chart	. 41
25: Command Handler Module Block Diagram	. 43
26: Command Handler Flow Chart	. 45
27: Data Acquisition and Stimulation Control Center	. 48
28: DASCC class diagram	. 49
29: DASCC Channel Configuration	. 49
30: DASCC Graphing View	. 50
31: DASCC Scripting View	. 51
32: Cross section of an earthworm adapted from [13, 18]	. 62
33: Connections between the DASS and an earthworm. Illustration by D. Squires [15]	. 63
34: DASS connected in parallel with a previously validated recording systelllustration by D. Squires [15].	
35: Picture of the Data Acquisition and Stimulation System connected in parallel with a previously validated recording system	
36: Earthworm response to 2.0V stimulation pulse with data recorded by an Oscilloscope and the Data Acquisition and Stimulation System	. 69
37: Earthworm response to 3.5V stimulation pulse with data recorded by an Oscilloscope and the Data Acquisition and Stimulation System	. 70
38: Digilent Adept software used for programming the FPGA	. 82

1. Introduction¹

An Integrated Electrophysiology Data Acquisition and Stimulation System to support electrophysiology research has been developed by building on previous work at WMU [4, 8, 9, 10, 14], studying commercial systems [16], and reviewing the research literature [3, 6, 17]. The developed prototype provides a real-time platform for measurement and stimulation of biological electrical activity and a PC application for controlling the real-time platform and visualizing cellular activity. The system can accommodate up to eight measurement channels and four stimulation channels, and the design can be expanded for up to 60 channels to support future research at the Western Michigan University (WMU) Neurobiology Engineering Laboratory.

The developed prototype is viable for a wide array of electrophysiology experiments, completely fulfilling the instrumentation needs of [12, 13, 18] and partially fulfilling the instrumentation needs of [1, 2, 3]. In particular, a standard electrophysiology experiment was performed on earthworm giant axon potentials to validate system functionality. The prototype is also intended for studying software and hardware principles required for performing research using cells cultured on a Microelectrode Array (MEA), e.g. [16]. A cell culture protocol has been developed [14] and previous work on such a system [4, 8, 10], including low noise amplification [9], has been completed. Initial analytical algorithms have also been developed [14].

٠

¹ This section was co-authored with Donovan Squires, [15].

2. Specifications²

The Data Acquisition and Stimulation System (DASS) is expected to provide the following functionality:

- 1. Provide a platform for performing electrophysiology experiments with earthworms as described in [12, 13]
 - a. Produce a voltage-controlled square wave stimulation pulse with widths
 from 0.01ms to 100ms and amplitudes from 0.1V to 10V
 - b. Produce single stimulation pulses or multiple pulses at rates from 1Hz to 10Hz
 - c. Provide at least one differential recording channel
 - d. Record an action potential voltage from the time of a stimulation pulse for a minimum duration of 20ms
 - e. Plot the recorded voltage
 - f. Store the recorded voltage to a non-proprietary, standard file format
- 2. Provide a platform for stimulation and recording of neuron cell culture electrical activity via MEA electrodes
 - a. Provide at least four recording channels
 - b. Store data from recording channels continuously
 - c. Provide at least four voltage-controlled arbitrary stimulation channels
 - d. Output single-ended stimulation signals on recording electrodes and add culture voltage offset to the stimulation signal

2

² This section was co-authored with Donovan Squires, [15].

- e. Provide an interface that can specify stimulation waveforms, locations, and intervals that can be updated based on data from the recording electrodes
- 3. Utilize Low-Noise Amplifier described in [9]
 - a. Connect to each Low-Noise Amplifier channel with a PCI-Express card edge connector
 - b. Provide ±7V to ±15V analog voltage supplies and ground via the card edge connector
 - c. Provide ability to independently switch four digital inputs for each channel, 0_{IH} = 0.8V and 1_{IL} = 2.4V
 - d. Route differential analog input to the card edge connector for each channel
 - e. Convert the 20Hz to 14.6kHz analog output signal [9] to digital samples
 - f. Route a single-ended stimulation signal to each channel

3. Terminology

- **Data Acquisition and Stimulation System (DASS)**³: System intended for electrophysiology experiments described in this thesis and corresponding thesis [15]. The DASS includes all hardware, software, and firmware.
- **Real Time System Controller (RTSC)**³: Subsystem that implements the real-time functions of the system. It consists of a Digilent[®] Nexys2TM development board [19] with custom firmware.
- **Electrophysiology Interface³:** Subsystem that provides the RTSC with an interface to biological systems, as described in [15].
- **Preamp³:** Low noise instrumentation amplifier with stimulation dc bias addition for MEA experiments, described in [9,15].
- **Data Acquisition and Stimulation Control Center (DASCC)**³: PC application, described in this thesis, for controlling and transferring data to and from the RTSC.
- **VHDL:** Very High Speed Integrated Circuits (VHSIC) Hardware Description Language
- **Module:** Used in the RTSC FPGA Configuration section of this document to describe a functional component within the VHDL hierarchy.

_

³ Definition co-authored with Donovan Squires [15].

4. System Design: Software and Firmware

The developed Data Acquisition and Stimulation System (DASS) provides multichannel data acquisition and arbitrary waveform generation for performing electrophysiology experiments. Figure 1 provides a top-level overview of the major components.

The first major component of the system is a standard Windows PC. A custom PC application was developed that provides a user interface for controlling the Real Time System Controller (RTSC) over an RS232 interface. Acquired data is captured and logged over a USB interface. Once captured to file, acquired data can be graphed and exported to .csv format for analysis in other tools (e.g. Matlab, Excel).

The second major component is the Real Time System Controller (RTSC). It is a Digilent[®] Nexys 2TM FPGA development board [19] with custom FPGA firmware that provides real-time control of four digital-to-analog converter (DAC) channels and eight analog-to-digital converter (ADC) channels for waveform generation and acquisition of biological signals. Unique arbitrary waveforms can be loaded from the PC application into the SDRAM for each of the four channels and any combination of the channels output simultaneously.

The third major component is the Electrophysiology Interface board developed in [15] to provide the DAC, ADC, eight PreAmp interfaces, and differential output amplification. The PreAmp and differential output provide signal levels required for work with biological systems.




Figure 1: The Data Acquisition and Stimulation System. Figure by D. Squires [15].

4.1. Data Flow Analysis

Acquisition

One of the primary features of the Data Acquisition and Stimulation System is to sample multiple analog channels simultaneously and route that data to file on a PC for analysis. Figure 2 provides an overview of the acquisition data flow. Note that due to the non-real time characteristics of a Windows PC, it is necessary to buffer data where possible to limit susceptibility to times when the operating system is servicing another process.




Figure 2: Acquisition Data Flow

The biological signal of interest is connected to the PreAmp. The PreAmp provides biological signal amplification (1000V/V gain) and filtering (passband between 20Hz and 14.6 kHz). The PreAmp accepts inputs in the range of -10mV to 10mV, which will result in -10V to 10V after applying the 1000V/V gain. The amplified biological

signal is sampled by the AD7606 at a 44.1 kHz rate with 16-bit resolution. The raw ADC data bandwidth over the AD7606 SPI interface is 0.7056 Mbytes/s, calculated as follows:

Raw ADC Data =
$$\frac{8 \text{ channels*2 bytes/channel*44100Hz}}{1000000} = 0.7056 \text{ Mbytes/s}.$$

The ADC Module takes this raw ADC data and packetizes it, adding meta-data to assist in detecting and validating the acquired data one it reaches the DASCC. This additional overhead results in 32 bytes for the eight channels of acquired data and a packetized ADC data bandwidth of 1.4112 Mbytes/s, calculated as follows:

Packetized ADC Data =
$$\frac{32 \text{ bytes}*44100\text{Hz}}{1000000}$$
 = 1.4112 Mbytes/s.

The ADC module then passes the data into the Acquisition FIFO using the Acquisition FIFO Write interface, one byte at a time. The Acquisition FIFO provides a total of 32768 bytes of buffering for acquired data. From here the USB Module will read data from the Acquisition FIFO using the Acquisition FIFO Read interface and write it to the Cypress USB Controller using the Asynch Slave FIFO interface.

The Cypress USB Controller provides four FIFOs, each able to hold 1024 bytes. Upon filling one of these FIFOs, a USB interrupt mode transaction is started and the FIFOs contents are transmitted to the PC while another FIFO is used to capture incoming data over the Asynch Slave FIFO interface. Interrupt mode USB transfers have a guaranteed chance to be serviced every USB micro-frame (125 micro-seconds). The theoretical throughput for high-speed USB 2.0 interrupt transactions of 8.192 Mbytes/s is sufficient for handling the packetized ADC Data rate of 1.4112 Mbytes/s and is calculated as follows:

Interrupt Mode Bandwidth = 1024 bytes * $\frac{1}{125 \text{ microseconds}}$ = 8.192 Mbytes/s.

On the PC, received USB data is initially buffered by the Cypress driver. The maximum buffer size has been increased to 8388608 bytes (65536 bytes * 128), to support the maximum requested bytes by the DASCC (128 asynchronous transfers of 65536 bytes).

The DASCC has an acquisition thread, dual 8388608 byte memory buffers, and a storage thread. The acquisition thread queues up 128 reads from the Cypress driver of 65536 bytes and then waits for the Cypress driver to signal that the data is available. When available, the 65536 bytes are read into a memory buffer and another read is queued, keeping the number of queued reads at 128. The memory buffer is filled until it reaches 8388608 bytes, and then the storage thread writes the buffer to hard drive and the acquisition thread begins to fill the second memory buffer. This dual buffer concept is generally referred to as a ping-pong buffer.

Stimulation

Another major feature of the Data Acquisition and Stimulation System is multichannel arbitrary waveform generation. Figure 3 provides an overview of the stimulation data flow. Note that this includes both loading the waveform from a file on the PC to RAM on the RTSC and outputting a differential arbitrary waveform.




Figure 3: Stimulation Data Flow

Waveform descriptions must first be loaded into RAM on the RTSC before the stimulation channels can output the described arbitrary waveform. This process begins with reading in the waveform file with the DASCC and sending it out RS232, either from a scripted or manual command. The waveform is stored as amplitude to set and amount of time to maintain the amplitude. For more details on the amplitude:time pairs see the DAC Channel Module Implementation section of this document.

On the FPGA, the RS232 Module receives the waveform description via the Set Waveform reply RTSC API command. The Command Handler reads the command from

the RX FIFO and writes the waveform description to the respective channel RAM location (see Table 7: Memory Locations for Stimulation Waveforms). The Command Handler then places the Set Waveform reply RTSC API command into the TX FIFO, from where the RS232 Module transmits the reply back to the DASCC.

Once a waveform has been loaded for each desired channel, the RTSC can be commanded to begin outputting arbitrary waveforms on any combination of the four supported DAC channels simultaneously. The DAC Module contains separate logic for each DAC channel, each of which can be idle, outputting its waveform once (single stimulation), or outputting its waveform repeatedly (multi-stimulation). Upon the defined time for a sample elapsing, the amplitude is set for the next sample via command over the AD5678 SPI interface to the AD5678. From there, the DAC output passes through a differential amplifier, resulting in a single ended output of -7.5V to 7.5V or a differential output of -15V to 15V, depending on physical connections (see [15] for more details).

4.2. RTSC FPGA Configuration

The FPGA on the RTSC is used to implement the required real time system operation. Figure 4 a top-level view of the FPGA configuration.




Figure 4: FPGA Top-Level Configuration

4.2.1. Control Registers

The state of the FPGA configuration is contained within the Control Registers.

Access to the Control Registers is provided via the RS232 Module using the set of commands described in the RTSC Application Programming Interface (API) section of this document.

4.2.1.1. Channel Configuration Register

The Channel Configuration Register, shown in Table 1, provides the settings for a single Preamp board [9]. The Electrophysiology Interface board [15] can accept up to eight pre-amplifiers, each of which can be connected to a recording/stimulation electrode. Bits 0-3 control the switches for a Preamp board. Bit 4 is an identifier for whether the channel is set for stimulation or acquisition. Bits 5-7 are reserved.

At this time, the FPGA does not set the Preamps according to the Channel Configuration Registers. When developed, the FPGA will command each of the Preamps through an interface provided by the CPLD on the Electrophysiology Interface board.

Channel Configuration Registers (one per channel)							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
reserved			Stim-1/Acq-0	sw4	sw3	sw2	sw1

Table 1: Channel Configuration Registers

4.2.1.2. Stimulation Register

The Stimulation Register contains a channel mask that corresponds to each of the DAC channels provided by the Electrophysiology Interface board [15]. When the "channel active" bit is set for a given channel the Digital-to-Analog Converter module commands the DAC to update its voltage output based on Amplitude: Time pairs stored in DRAM on the RTSC. Further details on the Amplitude: Time pairs can be found in the DAC Channel Module Implementation section of this document.

Stimulation Register (single 8 bit register, expand to support more channels)							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
reserved				ch4_active	ch3_active	ch2_active	ch1_active

Table 2: Stimulation Register

4.2.1.3. Acquisition Register

The Acquisition Register contains a channel mask commanding the channels to acquire data from the ADC. The current use of this register and the ADC module is to acquire on all channels or none at all. By setting bit 0 all channels will acquire data and by clearing bit 0 all channels will stop acquiring data.

Acqui	Acquisition Register (single 8 bit register, expand to support more channels)						
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	reserved acq_active						

Table 3: Acquisition Register

4.2.2. Analog-to-Digital Converter Module

The Analog-to-Digital Converter Module is used to drive the AD7606 on the Electrophysiology Interface board. When bit 0 of the Acquisition Register is set the module acquires digitized readings from the AD7606 and routes them to the USB FIFO.

4.2.2.1. AD7606

The Analog-to-Digital converter (ADC) selected for this project the Analog Device AD7606 [20]. It provides eight channels with 16-bit resolution and can be read with a SPI-like interface as shown in Figure 5. A read operation is initiated by pulsing low convStA and convStB. When Busy signals the conversion is complete CS is dropped low and data is clocked in on doutA and doutB.

Note that convStA, convStB, and Busy are not shown in Figure 5. For further information see [20].




Figure 5: AD7606 Serial Read Operation (Figure 6 from [20])

4.2.2.2. ADC Module Implementation

The ADC Module triggers ADC reads, packetizing read data, and writing packets to the USB FIFO. Figure 6 provides a block diagram of the ADC Module. Table 4 provides an overview of all IO for the module. Figure 7 provides an overview of the

sequence of events performed by the ADC Module. Note that Table 4 groups signals into multiple headings (USB FIFO, ADC Comm, and ADC Control) and that Figure 6 uses these groupings for defining connections.

Signal Name	Description			
	USB FIFO Signals			
FIFO_DIN	8-bit parallel data bus for writing to the USB FIFO			
FIFO_WR_EN	Pulsing signal writes data on FIFO_DIN to USB FIFO (Active High)			
FIFO_WR_CLK	Clock driving the operation of the FIFO write side			
FIFO_PROG_FULL	Flag indicating the FIFO has reached a programmable threshold (currently 32256). This is used to ensure that there is enough room for a full packet to be written to the FIFO before starting.			
AI	OC Communication Signals (AD7606)			
CS	Chip Select. Frames data transfer (Active Low)			
sCLK	Serial Clock for data transfers. Data clocked in on rising edge.			
doutA	Serial data out A. Channels 1, 2, 3, and 4 are clocked in on dout A.			
doutB	Serial data out B. Channels 5, 6, 7, and 8 are clocked in on doutB.			
	ADC Control Signals (AD7606)			
adcRANGE	Analog input range select. 0: +- 5 V 1: +- 10 V (RTSC Setting)			
adcRESET	Reset signal (Active High). Upon initialization reset is held high for 30 ms.			
adcSTDBY	Standby Mode (Active Low). For RTSC, adcSTDY = 1 (unused)			
convStA	Conversion Start A (Active Low). Pulse to initiate conversions on analog input channels. ConvStA and ConvStB are tied together in the RTSC to allow synchronized sampling.			
convStB	Conversion Start B (Active Low). Pulse to initiate conversions on analog input channels. ConvStA and ConvStB are tied together in the RTSC to allow synchronized sampling.			
ovrSAMPLE	Used to select the oversampling ratio. Set to 000 to disable oversampling.			
refSEL	O: Internal reference disabled 1: Internal reference used (RTSC Setting)			
serSEL	Parallel Interface selected Serial Interface selected (RTSC Setting)			
Busy	Indicates to the RTSC when the conversion has started (set high by the AD7606) and when it completes (set low by the AD7606).			

Table 4: Analog-to-Digital Converter Module Signals




Figure 6: ADC Module Block Diagram




Figure 7: ADC Module Flow Chart

The ADC Module uses a 22 us timer to send a start signal to the ADC Capture Module, which initiates a conversion and reads the resulting sampled data. The ADC Module idles until the ADC Capture Module has completed its task. The captured data is then packetized for transmission and written to the USB FIFO.

Table 5 shows the contents of the 32 byte packet. The Start Flag (0xA55A) provides an easy to identify indicator for the start of the packet. It is followed by a 32-bit time counter, which indicates a time between 0 and 85.9 seconds assuming it is incremented with a 50 MHz (20 ns) clock. This provides a relative offset for data analysis. Each channel has one byte for its channel number and 2 bytes for its 16-bit ADC reading. The last two bytes of the packet are a 16-bit checksum for message validation.

Acquisition Packet Structure		
Byte #	Field	Value
1-2	Start Flag	0xA55A
3-6	Time Offset	32-bit time counter
7	Channel 1 Indicator	0x01
8-9	Channel 1 Data	16-bit Channel 1 ADC Data
10	Channel 2 Indicator	0x02
11-12	Channel 2 Data	16-bit Channel 2 ADC Data
13	Channel 3 Indicator	0x03
14-15	Channel 3 Data	16-bit Channel 3 ADC Data
16	Channel 4 Indicator	0x04
17-18	Channel 4 Data	16-bit Channel 4 ADC Data
19	Channel 5 Indicator	0x05
20-21	Channel 5 Data	16-bit Channel 5 ADC Data
22	Channel 6 Indicator	0x06
23-24	Channel 6 Data	16-bit Channel 6 ADC Data
25	Channel 7 Indicator	0x07
26-27	Channel 7 Data	16-bit Channel 7 ADC Data
28	Channel 8 Indicator	0x08
29-30	Channel 8 Data	16-bit Channel 8 ADC Data
31-32	Checksum	

Table 5: Acquisition Packet Structure

4.2.2.3. ADC Capture Module Implementation

The ADC Capture module drives the AD7606 signals.

Figure 8 provides a flow chart showing the functional operation of the ADC Capture Module. Upon module reset and startup the ADC Capture Module holds the ADC7606 reset signal high. After 30 ms, reset is cleared and the module sits idle until it receives the ADC_Capture_Start signal from the ADC Module 22 us timer. It then pulses low convStA and convStB to command the AD7606 to start a conversion for all channels. The busy signal is then monitored to determine when the AD7606 conversion has completed. Upon completion, CS is dropped low and the data for each channel is clocked in on doutA and doutB. Channel data is placed into registers accessible to the ADC Module and the transaction complete signal is pulsed high to notify the ADC Module.




Figure 8: ADC Capture Module Flow Chart

4.2.3. Digital-to-Analog Converter Module

The Digital-to-Analog Converter (DAC) Module is used to drive the AD5678 on the Electrophysiology Interface board. Amplitude-Time pair waveforms are sent from the PC to the RS232 module and are saved to DRAM on the Real Time System Controller (RTSC). Bus arbitration on both the memory interface and the 3-wire communication interface to the AD5678 allows four unique waveforms to be output by the AD5678 simultaneously.

4.2.3.1. AD5678

The AD5678 is a digital-to-analog converter that provides four 16-bit channels and four 12-bit channels. For the Data Acquisition and Stimulation System only the four 16-bit channels are used. Each of these channels can output between 0V to 5V. The AD5678 supports a 3-wire synchronous serial communication interface shown in Figure 9. A write operation consists of the SYNC signal being driven low, 32-bits of data being clocked out, and the SYNC signal returning high. LDAC is pulled low in hardware, resulting in any update to the AD5678 output channels occurring immediately after the serial write is complete.




Figure 9: AD5678 Serial Write (Figure 2 from [21])

4.2.3.2. DAC Module Implementation

Figure 10 shows the structure of the DAC Module implementation. Table 6 provides a brief description of each of the DAC Module IO signals. Note that Table 6 groups signals into multiple headings (Control, SPI, RAM, and RAM Arbiter) and that Figure 10 uses these groupings for defining connections.

Signal Name	Description		
clk	Main clock for module (50 MHz)		
reset	Module reset (active low). All registers return to startup values.		
	Control Signals		
Stimulation	Stimulation register contents (active high). See Table 2. Channel bit pulse active results in single stimulation waveform. Channel bit held active results in multi-stimulation.		
Stim_Active	Flag indicating channel is currently outputting a stimulation waveform.		
Init_Complete	Flag indicating DAC_Init module has completed AD5678 configuration and the AD5678 is ready for stimulation output.		
	SPI Signals (AD5678)		
SPI_CLK	Clock for SPI bus (5 MHz)		
CS	Frame indicator for AD5678 SPI bus (Active Low).		
MOSI	Output data for SPI bus to AD5678. (Master Out Slave In)		
	RAM Signals		
RAM_Start_Op	Trigger for the RAM module to start a memory operation.		
RAM_Op_Done	Flag indicating the memory operation has completed.		
RAM_WE	Write enable indicator for the RAM module. 0: Write Operation 1: Read Operation		
RAM_ADDR	Memory address for the commanded operation.		
RAM_DOUT	16-bit output data bus from RAM used for read operations.		
RAM_DIN	16-bit input data bus to RAM used for write operations.		
	RAM Arbiter Signals		
RAM_Bus_Request	Request signal for accessing memory interface. Bit 0: DAC_Channel 1 module Bus Request Bit 1: DAC_Channel 2 module Bus Request Bit 2: DAC_Channel 3 module Bus Request Bit 3: DAC_Channel 4 module Bus Request		
RAM_Bus_Busy	Flag indicating memory interface is currently in use.		
RAM_Bus_Grant	Signal granting access to memory interface received in response to a bus request. Bit 0: DAC_Channel 1 module Bus Grant Bit 1: DAC_Channel 2 module Bus Grant Bit 2: DAC_Channel 3 module Bus Grant Bit 3: DAC_Channel 4 module Bus Grant		

Table 6: DAC Module Signals




Figure 10: Block diagram of the DAC module IO and internal modules

4.2.3.3. DAC Init Module Implementation

On reset the DAC_Init state machine performs initialization of the AD5678 registers. The Power-On Reset command sets all DAC channel outputs to 0V. The Internal Reference Register is then configured to turn on and use the internal voltage reference of 2.5V. The LDAC register is configured to have all channels update immediately after receiving a new output command. The Clear Code Register is configured to set the output register of each DAC to zero if CLR is driven low; however, in the prototype this signal is simply pulled down and ignored. The output register for each of the DAC channels is then set to midscale, yielding 0V on the stimulation electrode connected to the Electrophysiology Interface board [15], and the DAC_Init module waits in its IDLE state until a reset command.




Figure 11: DAC_Init Flow Chart

4.2.3.4. DAC Channel Module Implementation

Each of the four supported DAC channels has its own separate module. Each channel has its own section of memory for storing waveforms as time-amplitude pairs. Time values are 16-bits, with each step accounting for 1 us of delay. Amplitude values are 16-bits, providing the value to update to the DAC output register for the given channel. Time values provide the amount of time to hold the corresponding amplitude value. Each of the four channels can output waveforms simultaneously due to bus arbitration logic for memory and SPI communication.

The DAC_Channel module supports single stimulation (sending the stored waveform once) and multi-stimulation (sending the stored waveform repeatedly). For single stimulation the "Stimulation" signal is set for a single clock cycle and for multi-stimulation the "Stimulation" signal is set and held high for as long as the repeating output is desired.

Upon setting the corresponding Stimulation Register bit (see Stimulation Register section of this document) of a DAC_Channel module, the number of samples stored in memory for the channel is read. From here, the first time-amplitude pair is read, SPI bus access requested, and the DAC output is updated. After waiting for the number of 1 us counts specified by the time value, the process is repeated for each time-amplitude pair. Upon reaching the last time-amplitude pair for a single stimulation, the DAC_Channel module returns to IDLE and waits for the next time "Stimulation" is set. During a multistimulation, the module returns to the first sample and loops through the entire set until "Stimulation" is no longer set.




Figure 12: DAC_Channel Flow Chart

Table 7 provides the memory locations where waveforms are stored for each channel. Each channel is provided 0x1000 (4096) 8-bit memory locations. NumSamples is stored in the first location for each channel and from there samples are stored, each one taking 32-bits. This means each channel has a maximum number of samples per waveform of 1023 (4096 - 8-bit locations / 32-bit samples – 8-bit NumSamples value).

Memory Location (23-bit addresses, top 7 bits ignored)	Channel #	Content
0x0000	Channel 1	NumSamples
0x0001-0x0002	Channel 1	Sample 1 – Amplitude
0x0003-0x0004	Channel 1	Sample 1 - Time
•••	•••	
0x1000	Channel 2	NumSamples
0x1001-0x1002	Channel 2	Sample 1 – Amplitude
0x1003-0x1004	Channel 2	Sample 1 - Time
•••	•••	
0x2000	Channel 3	NumSamples
0x2001-0x2002	Channel 3	Sample 1 – Amplitude
0x2003-0x2004	Channel 3	Sample 1 - Time
•••	•••	
0x3000	Channel 4	NumSamples
0x3001-0x3002	Channel 4	Sample 1 – Amplitude
0x3003-0x3004	Channel 4	Sample 1 - Time
•••		

Table 7: Memory Locations for Stimulation Waveforms

4.2.3.5. DAC SPI Module Implementation

The Real Time System Controller (RTSC) acts as the SPI master device and the AD5678 acts as the slave, meaning the RTSC drives "sclk", "sync", and "din". The SPI Module is configured for 5MHz and only supports transmit (the AD5678 does not send information back to RTSC). The data to send is provided to the module and SPI_Start is pulsed high, beginning the transmission. Sync is driven low indicating the beginning of the transmission to the AD5678. The 32 data bits are then clocked out and the module returns to IDLE.




Figure 13: SPI Transmit Flow Chart

4.2.4. RS232 Module

The RS232 Module provides the communication interface to the PC application for command and control of the RTSC. Supported commands are described in the RTSC Application Programming Interface (API) section of this document. Received commands are placed in the RX FIFO, where they are processed by the Command Handler Module and an appropriate reply is placed in the TX FIFO and transmitted.

RS232 is an asynchronous, full-duplex protocol. The rate of transmission is known as the baud rate. For RTSC, 115200 baud is used, meaning each bit is 8.68 us wide. RTSC also uses standard 8 data bits, 1 stop bit, and no parity bit (N81). Figure 14 shows a standard N81 RS232 transaction (TTL logic levels). The data is high when idle, dropping low to indicate start of transmission. The 8 data bits are then transmitted least significant bit first. The transmission ends with the stop bit pulling the data line high.




Figure 14: RS232 8-bit Transaction

4.2.4.1. RS232 Module Implementation

Figure 15 shows the structure of the RS232 Module implementation. Table 8 provides a brief description of each of the RS232 Module IO signals. Note that Table 8 groups signals into multiple headings (RS232, TX FIFO Write, RX FIFO Read, and Debug) and that Figure 15 uses these groupings for defining connections.




Figure 15: RS232 Block Diagram

Signal Name	Description	
clk	Main clock for module (50 MHz)	
reset	Module reset (active low). All registers return to startup values.	
	RS232 Signals	
TX	Asynchronous Serial Transmit (115200 baud)	
RX	Asynchronous Serial Receive (115200 baud)	
	TX FIFO Write Signals	
TX_FIFO_WR_CLK	TX FIFO write clock.	
TX_FIFO_DIN	8-bit data input to the TX FIFO.	
TX_FIFO_WR_EN	TX FIFO Write Enable (Active High).	
	RX FIFO Read Signals	
RX_FIFO_RD_CLK	RX FIFO read clock.	
RX_FIFO_DOUT	8-bit data output from the RX FIFO.	
RX_FIFO_RD_EN	RX FIFO Read Enable (Active High).	
RX_FIFO_EMPTY	Flag indicating the RX FIFO is empty.	
Debug Signals		
TX_led	Flag indicating the TX module is active. Routed to LED on the RTSC for visual feedback.	
RX_led	Flag indicating the RX module is active. Routed to LED on the RTSC for visual feedback.	

Table 8: RS232 Module Signals

4.2.4.2. TX Module

The TX Module reads data from the TX FIFO and transmits it over the serial asynchronous TX RS232 line. Figure 16 provides a flow chart of the module.

The module waits in an idle state until the TX FIFO is not empty, indicating there is data ready for transmission. The TX Module then transmits data as shown in Figure 14, dropping the TX line low to indicate the start bit, transmitting the 8 data bits, and then

pulling the TX line high again to indicate end of transmission. The module then performs an inter-byte wait period of 200 ns, meaning it will not attempt to transmit another byte until the inter-byte period has elapsed. The TX FIFO read enable signal is then pulsed high to remove the transmitted data from the FIFO and the module returns to idle, awaiting additional data to be placed into the TX FIFO.




Figure 16: TX Module Flow Chart

4.2.4.3. RX Module

Figure 17 provides a flow chart of the RX Module. The module is idle until the falling edge of the RX line, signaling the start bit. The module then waits for 1.5 times the baud delay and reads the middle of the first data bit. Subsequent data bits are read in, with only the baud delay between to remain in the middle of the bit. Upon reading the 8th

bit, the module waits for the stop bit to indicate the end of the transmission and writes the byte to the RX FIFO.




Figure 17: RX Module Flow Chart

4.2.5. RAM Module

The RAM module drives the interface to the Micron MT45W8MW16BGX RAM chip that is on the RTSC board. The RAM is used for storing stimulation waveforms. To allow different modules to make use of the RAM an arbitration module has also been implemented.

4.2.5.1. Micron MT45W8MW16BGX

The Micron MT45W8MW16BGX is a CMOS pseudo-static random access memory that provides 128 Mb of DRAM. For this application, single asynchronous reads and writes are used.

Figure 18 provides a timing diagram showing an asynchronous read operation. Note that write enable (WE#) is held high, indicating a read operation. The address must be valid when CE, OE, LB, and UB are pulled low and valid data is placed on the Data bus after 85 ns.




Figure 18: MT45W8MW16BGX Asynchronous Read Operation (Figure 5 from [22])

Figure 19 provides a timing diagram showing an asynchronous write operation.

Note that write enable (WE#) is low, indicating a write operation. The address must be valid when CE, OE, LB, and UB are pulled low and valid data must be ready on the Data bus within 85 ns.




Figure 19: MT45W8MW16BGX Asynchronous Write Operation (Figure 6 from [22])

4.2.5.2. RAM Module Implementation

Figure 20 shows the structure of the RAM Module implementation. Table 9 provides a brief description of each of the RAM Module IO signals. Note that Table 9 groups signals into multiple headings (MT45W8MW16BGX, RAM Module Control, and RAM Arbiter) and that Figure 20 uses these groupings for defining connections.




Figure 20: RAM Module Block Diagram

Signal Name	Description	
clk	Main clock for module (50 MHz)	
reset	Module reset (active low). All registers return to startup values.	
	MT45W8MW16BGX Signals	
MT_ADDR	RAM Address.	
MT_DATA	16-bit bi-directional RAM data bus.	
MT_OE	RAM Output enable (active low).	
MT_WE	0: Write Operation 1: Read Operation	
MT_ADV	Address valid (active low). Indicates the current value on MT_ADDR is valid.	
MT_CLK	Clock. RTSC uses asynchronous operation and holds the clock low.	
MT_UB	Upper Byte enable	
MT_LB	Lower Byte enable	
MT_CE	Chip Enable (active low).	
MT_CRE	Control Register Enable. Held low for RTSC, feature unused.	
	RAM Module Control	
RAM_Start_Op	Trigger for the RAM module to start a memory operation.	
RAM_Op_Done	Flag indicating the memory operation has completed.	
RAM_WE	Write enable indicator for the RAM module. 0: Write Operation 1: Read Operation	
RAM_ADDR	Memory address for the commanded operation.	
RAM_DOUT	16-bit output data bus from RAM used for read operations.	
RAM_DIN	16-bit input data bus to RAM used for write operations.	
RAM Arbiter Signals		
RAM_Bus_Request	Request signal for accessing memory interface.	
RAM_Bus_Busy	Flag indicating memory interface is currently in use.	
RAM_Bus_Grant	Signal granting access to memory interface received in response to a bus request.	

Table 9: RAM Module Signals

Figure 21 provides a flow chart of the RAM Module. Upon startup the module idles for 150 us allowing the MT45W8MW16BGX to initialize. The module then idles until a RAM start operation request is received. Based on RAM_WE, a single asynchronous read (RAM_WE = 1) or asynchronous write (RAM_WE = 0) is performed. The module then pulses RAM_Op_Done high to indicate the operation is complete and returns to the idle state.




Figure 21: RAM Module Flow Chart

4.2.6. USB Module

The USB Module pulls packetized data from the USB FIFO and passes it on to the Cypress EZ-USB over the synchronous slave FIFO bus. Figure 22 provides a block diagram showing a synchronous slave FIFO transaction. For this interface the Cypress EZ-USB serves as the master and the FPGA serves as the slave. To start a transaction, the FPGA pulls the SLWR line low, indicating a slave write request. On each following rising edge of the slave FIFO clock the Cypress EZ-USB captures data into its internal FIFOs in preparation for USB transmission.




Figure 22: Synchronous Slave FIFO (as described in [23])

4.2.6.1. USB Module Implementation

Figure 23 shows the structure of the USB Module implementation. Table 10 provides a brief description of each of the USB Module IO signals. Note that Table 10 groups signals into multiple headings (Synchronous Slave FIFO, USB FIFO, and Debug Outputs) and that Figure 23 uses these groupings for defining connections.




Figure 23: USB Module Block Diagram

Signal Name	Description	
clk	Slave FIFO clock. Sourced from the Cypress EZ-USB.	
reset	Module reset (active low). All registers return to startup values.	
FIFOADDR_in	Input routed to switches on Nexys2 dev board. Address of Cypress EZ-USB endpoint FIFO to write to. Current configuration should keep this set to "00".	
	Synchronous Slave FIFO Signals	
Data	8-bit data bus	
PktEnd	End of packet indicator (active low). Trigger Cypress EZ-USB to send a USB packet, even if the corresponding FIFO is not full. Unused for RTSC.	
FlagB	Flag indicating the Cypress FIFOs are full (active low).	
SLRD	Data is read from the Cypress EZ-USB FIFO upon assertion of SLRD (active read). Unused for RTSC.	
SLWR	Data is written to the Cypress EZ-USB FIFO upon assertion of SLWR (active low).	
SLOE	Enables the Cypress EZ-USB to drive data on the Data bus (active low). Used in conjunction with SLRD. Unused in RTSC.	
FIFOADDR	Address of Cypress EZ-USB endpoint FIFO to write to.	
	USB_FIFO Signals	
FIFO_DOUT	8-bit parallel data bus	
FIFO_RD_CLK	USB_FIFO read clock	
FIFO_RD_EN	USB FIFO Read Enable (Active High).	
FIFO_EMPTY	Flag indicating the USB FIFO is empty (Active High).	
FIFO_ALMOST_EMPTY	Flag indicating one word from empty (Active High).	
FIFO_PROG_EMPTY	Flag indicating less than or equal to 15 words in FIFO (Active High).	
Debug Outputs		
FlagB_out	Display FlagB value to LED	
Idle_out	Display module status to LED. When idle the USB_FIFO does not contain data to pass on to Cypress EZ-USB. On: Module is idle Off: Module is active	

Table 10: USB Module Signals

Figure 24 provides a flow chart of the USB Module. The module is idle until the USB FIFO "FIFO_PROG_EMPTY" flag is de-asserted, indicating a full packet is available. The module then reads the first byte from the USB FIFO and writes it to the Cypress EZ-USB Synchronous Slave FIFO. This is repeated for all 16 bytes of the packet and then the module returns to idle.





Figure 24: USB Module Flow Chart

4.2.7. Command Handler Module

RTSC API commands (see RTSC Application Programming Interface (API) section of this document) are received over RS232 and placed in the RX FIFO. The Command Handler process and acts on these commands and places the RS232 reply into the TX FIFO from where it will be transmitted back to the PC application.

4.2.7.1. Command Handler Implementation

Figure 25 shows the structure of the Command Handler implementation. Table 11 provides a brief description of the Command Handler IO signals. Note that Table 11 groups signals into multiple headings (RTSC Register Configuration, RX FIFO, TX FIFO, RAM Module, and RAM Arbiter) and that Figure 25 uses these groupings for defining connections.



Signal Name	Description		
clk	Slave FIFO clock. Sourced from the Cypress EZ-USB.		
reset	Module reset (active low). All registers return to startup values.		
	RTSC Register Configuration		
Channel 1-8 Configuration	Channel Configuration Registers (see Table 1)		
Stimulation	Stimulation Register (see Table 2)		
Acquisition	Stimulation Register (see Table 3)		
	RX_FIFO Signals		
RX_FIFO_RD_CLK	RX FIFO read clock		
RX_FIFO_DOUT	8-bit data bus for reading from RX FIFO		
RX_FIFO_RD_EN	RX FIFO Read Enable (Active High).		
RX_FIFO_EMPTY	Flag indicating the RX FIFO is empty (Active High).		
	TX_FIFO Signals		
TX_FIFO_WR_CLK	TX FIFO write clock		
TX_FIFO_DIN	8-bit data bus for writing to TX FIFO		
TX_FIFO_WR_EN	TX FIFO Write Enable (Active High).		
	RAM_Module Control		
RAM_Start_Op	Trigger for the RAM module to start a memory operation.		
RAM_Op_Done	Flag indicating the memory operation has completed.		
RAM_WE	Write enable indicator for the RAM module. 0: Write Operation 1: Read Operation		
RAM_ADDR	Memory address for the commanded operation.		
RAM_DOUT	16-bit output data bus from RAM used for read operations.		
RAM_DIN	16-bit input data bus to RAM used for write operations.		
RAM_Arbiter Signals			
RAM_Bus_Request	Request signal for accessing memory interface.		
RAM_Bus_Busy	Flag indicating memory interface is currently in use.		
RAM_Bus_Grant	Signal granting access to memory interface received in response to a bus request. 11: Command Handler Module Signals		

Table 11: Command Handler Module Signals

Figure 26 provides a flow chart of the Command Handler module. The module is idle until the RX_FIFO_EMPTY flag indicates that data is available in the RX FIFO. Upon reception of a start byte (0x5A), indicating the start of an API message, the module reads in and processes the message header. The header contains the Message ID, Message Length, and channel the message is intended for. From there, the appropriate message specific handler is started to perform the commanded action. See the RTSC Application Programming Interface (API) section of this document for more information regarding the supported API commands and actions performed upon reception of each command.




Figure 26: Command Handler Flow Chart

4.3. RTSC Cypress EZ-USB

The Cypress CY7C68013A [23] is provided on the Nexys2 development board. It is used for programming the FPGA via USB and supports user data transfers.

4.3.1. FPGA Programming

The Cypress CY7C68013A is connected to the Joint Test Action Group (JTAG) bus and can be used to load the configuration file for the FPGA. The Cypress CY7C68013A receives the configuration file and command to program the FPGA through USB and drives the JTAG bus to complete the command. The Error!

Reference source not found. appendix provides a detailed overview of how to load the configuration file. The Xilinx Platform Flash configuration PROM and Xilinx XC9572XL CPLD are also on the JTAG scan chain and may be programmed by the Cypress CY7C68013A[15, 19].

4.3.2. USB Data Transfers

The original Digilent[®] firmware that is loaded from EEPROM on startup supports Bulk USB transfers of size 512 bytes and a 1024 byte FIFO. In order to provide minimal latency and guaranteed reception for acquired ADC data, custom firmware was required. The custom firmware configures the Cypress CY7C68013A for Interrupt transfers of size 1024 over a single endpoint with a 4096 byte FIFO. Digilent[®] does not support modification of the firmware and it is claimed that doing so will void the board. However, it is possible to write alternative firmware to the volatile internal memory of the chip, providing a solution where you are able reprogram the firmware, but the original

Digilent[®] firmware remains in the EEPROM and is loaded whenever power to the board is cycled.

	VID:PID	USB Transfer Mode	Endpoints Supported	Packet Size	FIFO Size (per endpoint)
Digilent Firmware	1443:0005	Bulk	2,4,6,8	512	1024
Custom Firmware	04B4:8613	Interrupt	2	1024	4096

Table 12: Digilent Firmware Vs. Custom Firmware USB Configuration

Table 12 provides an overview of the USB configuration for Digilent's firmware and the custom firmware. As noted above, the custom firmware supports Interrupt USB transfers. Interrupt transfers are necessary because they have a guaranteed latency, meaning every 125 us microframe the OS will service the USB endpoint. Interrupt transfers also allow for error detection and retry to guarantee valid data reception.

4.4. Data Acquisition and Stimulation Control Center

The developed PC application issues commands (via RS232) to the Real Time System Controller (RTSC) board and receives acquired data (via USB) from the RTSC board. Commands can be sent manually from the GUI or automated through scripting. Acquired data can be graphed, including support for overlaying multiple channels on the same plot and the option to export to a comma separated values (.csv) file for analysis using other applications (ex. Matlab®, Excel®). Figure 27 provides a screenshot of the PC Application with a script loaded and two channels of acquired data overlaid on the same plot.




Figure 27: Data Acquisition and Stimulation Control Center

4.4.1. PC Application Design

Figure 28 provides the class diagram for the Data Acquisition and Stimulation Control Center. Each of the primary functional classes is displayed, ignoring the main window class and a few other supporting classes.



Figure 28: DASCC class diagram

4.4.1.1. Channels Class

The Channels class serves as a container for channel configuration data. The current version of DASCC supports from 1 to 8 active channels, each of which can be configured for Stimulation or Acquisition.




Figure 29: DASCC Channel Configuration

Figure 29 shows the portion of the GUI that is bound directly to each active Channels class object. By changing "Active Channels" the number of Channels class objects are displayed and each can be configured within the data grid view. Double Clicking the "Waveform File" column launches an "Open File" dialog box allowing the

user to point directly to the desired waveform file. The Switch 1-4 settings provided allow for future control of the pre-amp switches; RTSC does not yet support direct control of these switches.

4.4.1.2. Graphing Class

The Graphing Class provides graphing functionality and control over the set of data that is currently displayed. It leverages the Dynamic Data Display [27] graphing library. Support has ceased for the library but the base functionality it provides suited this application and it is available under Microsoft Reciprocal License (Ms-RL), a Microsoft open-source license. Figure 30 shows the Graphing view and related controls.




Figure 30: DASCC Graphing View

After data is acquired it can be loaded into the Graphing view by selecting the "Graphing" tab and hitting the "Load File" button. Based on the number of channels contained within the loaded data the "Select Channels to Graph" list box will be populated and the first channel will be selected. Data from multiple channels can be overlaid using Ctrl+LeftMouse to select and deselect channels. Due to the large number of samples each data file can hold, the view is divided into a configurable number of

samples selected using the "NumSamples" control. Upon dividing data, the slider bar is used to move through each NumSamples set of data. The current set index is shown in the "GraphView" textbox.

4.4.1.3. GraphingData Class

The GraphingData class serves as a container for the data loaded from file and the data that is displayed in the Graphing view. For more details on graphing functionality see the Graphing Class.

4.4.1.4. Scripting Class

The Scripting class interprets user scripts and triggers the appropriate actions sequentially. The **Error! Reference source not found.** appendix provides an overview of the supported scripting commands.



Figure 31: DASCC Scripting View

Figure 31 shows the scripting view with a loaded script. "Load Script" allows the user to select a script file to load. "Save Script As" with save the currently loaded script to file. "Run Script" sequentially performs the script commands currently loaded.

4.4.1.5. RS232 Communication Class

The RS232 Communication class provides the functionality of opening a port, closing a port, sending data, and receiving data. The FPGA_Commands class contains a

RS322 Communication class object for performing serial communication. Manual and scripted commands using the RTSC Application Programming Interface (API) are transmitted to the RTSC using the RS232 Communication Class.

4.4.1.6. FPGA Commands Class

The FPGA Commands class builds RTSC Application Programming Interface (API) requests provided the command to send and the appropriate parameters. It contains a RS322 Communication class object for performing serial communication.

4.4.1.7. CypressDataAcq Class

The CypressDataAcq Class handles data acquisition from the Cypress CY7C68013A using the CyUSB C# Class Library. The CypressDataAcq code is a modified version of "Streamer", which is a demo application installed with Cypress Suite USB. Additions to the existing code include clearing of the data buffers and writing captured data to file. Modification of the internal data buffer size of the CyUSB C# Class Library is also performed, upping the buffer to 0x800000 (8388608) Bytes, or 128 65536 byte packets.

4.4.1.8. CommunicationLog Class

The CommunicationLog class serves as a container for all sent and received communication over the RS232 interfaces, including the related timestamp. A list is maintained of CommunicationLog objects and bound to the, "RS232 Communication Log" tab of the DASCC.

4.4.2. RTSC Application Programming Interface (API)

The Real Time System Controller (RTSC) board accepts commands over RS232 for controlling its operation. Collectively, these commands make up the RTSC API. The PC Application implements the RTSC API.

Each message has a common header that contains the StartByte (0x5A), the MessageID, and the 16-bit length of the message.

4.4.2.1. Set Channel Configuration

The Set Channel Configuration request allows the 8-bit Channel Configuration register (see Table 1) for each channel to be modified. The Channel field specifies the channel register to modify, with channel 1 being 0x01, on up to channel 8 being 0x08. The Configuration byte is the desired value for the Channel Configuration register.

Set Channel Configuration Request (0x01)				
Byte # Field Value				
1	StartByte	0x5A		
2	Message ID	0x01		
3-4	Length	0x0007		
5	Channel			
6	Configuration			
7	Checksum			

Table 13: Set Channel Configuration Request

The Set Channel Configuration reply returns the channel of the register that was modified and its updated value. This should be checked against the requested channel and configuration to verify the register has been updated successfully.

Set Channel Configuration Reply (0x81)			
Byte #	<u>Field</u>	<u>Value</u>	
1	StartByte	0x5A	
2	Message ID	0x81	
3-4	Length	0x0007	
5	Channel	same as request	
6	Configuration	same as request	
7	Checksum		

Table 14: Set Channel Configuration Reply

4.4.2.2. Get Channel Configuration

The Get Channel Configuration request queries the RTSC for the current value of the specified channel's Configuration Register.

Get Channel Configuration Request (0x02)			
Byte #	<u>Field</u>	<u>Value</u>	
1	StartByte	0x5A	
2	Message ID	0x02	
3-4	Length	0x0006	
5	Channel		
6	Checksum		

Table 15: Get Channel Configuration Request

The Get Channel Configuration reply returns the current value of the requested channel's Configuration Register.

Get Channel Configuration Reply (0x82)				
Byte # Field Value				
1	StartByte	0x5A		
2	Message ID	0x82		
3-4	Length	0x0007		
5	Channel	same as request		
6	Configuration			
7	Checksum			

Table 16: Get Channel Configuration Reply

4.4.2.3. Set Acquisition Register

The Set Acquisition Register request provides the RTSC with a new value for the Acquisition Register. See Table 3 for guidance in the appropriate value for the register.

Set Acquisition Register Request (0x03)			
Byte #	<u>Field</u>	<u>Value</u>	
1	StartByte	0x5A	
2	Message ID	0x03	
3-4	Length	0x0006	
5	Acquisition Register		
6	Checksum		

Table 17: Set Acquisition Register Request

The Set Acquisition Register reply returns the update value of the Acquisition Register. This should be checked against the requested value to verify the register has been updated successfully.

Set Acquisition Register Reply (0x83)			
Byte #	<u>Field</u>	<u>Value</u>	
1	StartByte	0x5A	
2	Message ID	0x83	
3-4	Length	0x0006	
5	Acquisition Register	same as request	
6	Checksum		

Table 18: Set Acquisition Register Reply

4.4.2.4. Get Acquisition Register

The Get Acquisition Register request queries the RTSC for the current value of the Acquisition Register.

Get Acquisition Register Request (0x04)		
Byte #	<u>Field</u>	<u>Value</u>
1	StartByte	0x5A
2	Message ID	0x04
3-4	Length	0x0005
5	Checksum	

Table 19: Get Acquisition Register Request

The Get Acquisition Register reply returns the current value of the Acquisition Register.

Get Acquisition Register Reply (0x84)		
Byte #	<u>Field</u>	<u>Value</u>
1	StartByte	0x5A
2	Message ID	0x84
3-4	Length	0x0006
5	Acquisition Register	same as request
6	Checksum	

Table 20: Get Acquisition Register Reply

4.4.2.5. Set Waveform

The Set Waveform request updates the stored stimulation waveform for the requested channel. Number of Samples provides the number of Amplitude: Time pairs for the waveform. Amplitude: Time pairs are sent sequentially, from sample 1 to sample n, followed by the message checksum. The waveform is stored to the requested channel's memory offset as described in Table 7.

Set Waveform Request (0x05)		
<u>Byte #</u>	<u>Field</u>	<u>Value</u>
1	StartByte	0x5A
2	Message ID	0x05
3-4	Length	6 + samples * 4
5	Channel	
6	Number of Samples	
7-8	Amplitude 1	
9-10	Time 1	
	Amplitude n	
	Time n	
6 + samples * 4	Checksum	

Table 21: Set Waveform Request

The Set Waveform reply returns a status for the Set Waveform request.

Set Waveform Reply (0x85)		
Byte #	<u>Field</u>	<u>Value</u>
1	StartByte	0x5A
2	Message ID	0x85
3-4	Length	0x0007
5	Channel	
6	Status	0x00: Success 0x01: Failure
7	Checksum	

Table 22: Set Waveform Reply

4.4.2.6. Get Waveform

The Get Waveform request queries the RTSC for the currently stored stimulation waveform of the specified channel.

Get Waveform Request (0x06)		
Byte #	<u>Field</u>	<u>Value</u>
1	StartByte	0x5A
2	Message ID	0x06
3-4	Length	0x0006
5	Channel	
6	Checksum	

Table 23: Get Waveform Request

The Get Waveform reply returns the requested channel's stored stimulation waveform. The Number of Samples is followed by each of the Amplitude: Time pairs of the waveform.

Get Waveform Reply (0x86)			
Byte #	<u>Field</u>	<u>Value</u>	
1	StartByte	0x5A	
2	Message ID	0x86	
3-4	Length 7 + samples *		
5	Channel		
6	Status	0x00: Success 0x01: Failure	
7	Number of Samples		
8-9	Amplitude 1		
10-11	Time 1		
	Amplitude n		
	Time n		
7 + samples * 4	Checksum		

Table 24: Get Waveform Reply

4.4.2.7. Set Stimulation Register

The Set Stimulation Register request provides the RTSC with a new value for the Stimulation Register. See Table 2 for guidance in the appropriate value for the register. The Continuous Register allows for the support of single or multi-stimulation. One clock cycle after setting the Stimulation Register the values of the Continuous Register overwrite the Stimulation Register. This allows the Stimulation register to be pulsed high for single stimulation or held high for multi-stimulation.

As an example, assume the Stimulation Register is set to 0x03 and Continuous Register is set to 0x01. This means channels 1 and 2 are initially set, due to the 0x03 setting bits 0 and 1. After one clock cycle the contents of the Continuous Register are copied to the Stimulation Register. This means only channel 1 remains set, due to the 0x01 leaving bit 0 set and clearing bit 1. The overall result is channel 1 has been configured for multi-stimulation and channel 2 has been configured for single stimulation.

Set Stimulation Register Request (0x07)			
Byte #	<u>Field</u>	<u>Value</u>	
1	StartByte	0x5A	
2	Message ID	0x07	
3-4	Length 0x0006		
5	Stimulation Register		
6	Continuous Register		
7	Checksum		

Table 25: Set Stimulation Register Request

The Set Stimulation Register reply returns the current value of the Stimulation Register. Only channels configured for multi-stimulation should be set, meaning this should match the Continuous Register value from the request.

Set Stimulation Register Reply (0x87)				
Byte # Field Value				
1	StartByte	0x5A		
2	Message ID 0x87			
3-4	Length 0x0006			
5	Stimulation Register			
6	Checksum			

Table 26: Set Stimulation Register Reply

4.4.2.8. Get Stimulation Register

The Get Stimulation Register request queries the RTSC for the current value of the Stimulation Register.

Get Stimulation Register Request (0x08)					
Byte # Field Value					
1	StartByte	0x5A			
2	Message ID	0x08			
3-4	Length	0x0005			
5	Checksum				

Table 27: Get Stimulation Register Request

The Get Stimulation Register reply returns the current value of the Stimulation Register.

Set Stimulation Register Reply (0x88)			
Byte #	<u>Field</u>	Value	
1	StartByte	0x5A	
2	Message ID	0x88	
3-4	Length 0x0006		
5	Stimulation Register		
6	Checksum		

Table 28: Get Stimulation Register Reply

5. Electrophysiology Application⁴

To validate the stimulation and data acquisition system design, a standard electrophysiology experiment, described in [12, 13], was performed on earthworm giant axon action potentials, henceforth referred to as the Earthworm Experiment. This serves the purpose of showing that the Data Acquisition and Stimulation System is capable of being used in an electrophysiology experiment, and the procedure has been performed with previous designs, allowing the new design to be compared with previous results [9].

In the earthworm's nerve cord, there is a median giant axon and two smaller lateral giant axons on either side of the median axon. The lateral giants are connected to each other at multiple locations along the length of the earthworm which has the effect of lateral axons acting as a single giant axon [12]. A physical or electrical stimulation near the anterior or posterior ends of the earthworm will elicit a response from the earthworm in the form of an action potential that propagates along one or both of the giant axons. The propagation speed is related to the cross sectional area of the axon [13]. Varying the intensity of the electrical stimulation at the anterior end of the earthworm will show no response at low intensity, an action potential along the median axon soon after the stimulation at medium intensity, and at higher intensity, action potentials along both the median and lateral giant axons will be visible with the median response occurring sooner than the lateral response due to the differing propagation speeds. Figure 32 shows a cross section of an earthworm based on a figure in [18] with a more detailed representation of the nerve cord based on [13].

⁴ This section was co-authored with Donovan Squires, [15].




Figure 32: Cross section of an earthworm adapted from [13, 18]. Illustration by D. Squires [15].

Electrical stimulation is accomplished by placing two pins near the anterior end of the earthworm. Measurement of the action potentials along the axon is accomplished by dissecting the earthworm and placing two chlorided silver extracellular electrodes on the earthworm nerve cord. The extracellular electrodes measure the difference in electric potential at two points on the nerve cord. When an action potential propagates along the nerve cord, the electrodes measure a difference in voltage in time that will appear as a biphasic spike. The exact shape of the spike will depend on the placement and size of the electrodes and the condition of the nerve cord itself [12, 13, 24].

The Data Acquisition and Stimulation System was used to perform an experiment studying earthworm giant axon potentials with a previously developed and validated amplifier [9] and oscilloscope connected in parallel with the electrophysiology interface board, allowing the data to be compared.

5.1. Earthworm Setup

The dissection of the earthworm and setup of the stimulation and recording hardware is based on [9, 12, 13, 14]. Two pins are placed near the anterior end of the earthworm. Connected to these pins is the output of the stimulation circuitry. Near the middle of the earthworm, the skin is cut and folded to expose the interior of the worm. The intestine is moved out of the way, and the nerve cord is pulled away from the fluids with two chlorided silver electrodes that are connected to the amplification and recording circuitry. Between the stimulation pins and recording electrodes, a chlorided silver wire is placed under the body of the earthworm and connected to circuit ground, which may be connected to earth ground depending on the circuit setup. Figure 33 is a diagram of the DASS connected to the earthworm.




Figure 33: Connections between the DASS and an earthworm. Illustration by D. Squires [15].

To compare the Data Acquisition and Stimulation System with a previously validated setup, the Preamp from [9, 10], with its output connected to an oscilloscope, has its input connected in parallel with the recording electrodes as shown in Figure 34.




Figure 34: DASS connected in parallel with a previously validated recording system. Illustration by D. Squires [15].

5.2. Chloriding Silver Wire

The silver wire used for the extracellular electrodes must be coated in a layer of silver chloride. To create the coating, electroplating may be used as described in [13, 25]. A simpler method is to place the portion of the wire that will be in contact with living tissue in full-strength Clorox bleach and leave the wire in the bleach until the wire acquires a purplish-gray tint, which should take between ten and thirty minutes [25].

5.3. Earthworm Experiment Procedure

The earthworm experiment procedure was adapted from [12, 13].

5.3.1. Earthworm Dissection

- Place the earthworm in a 10% ethanol solution to anesthetize it
- Leave the worm in the ethanol solution for the minimum amount of time needed to make the worm easy to work with while dissecting it; 5-10 minutes may be all that is necessary
- Rinse the earthworm in tap water and pin it, dorsal (dark) side up, on the dissecting dish
- Create a capital-letter-I shaped incision, using surgical scissors, one or two inches long, along the length of the worm, about halfway between the anterior and posterior ends of the earthworm
- Pin the skin to the dissecting dish to expose the worm's internal anatomy
- Flush the cavity periodically, as needed, with worm Ringer's solution (in mM units: 102.7 NaCl, 1.6 KCl, 1.8 CaCl₂, and 4 NaHCO₃ [13]) to make the anatomy easier to view
- Move the intestine aside, using forceps and scissors, exposing the nerve cord
- Free a few centimeters of the nerve cord from its lateral and ventral connections, using the forceps and scissors, to allow the cord to be lifted above and away from the saline and other anatomy
- Position the chloride silver wires under the nerve cord
- Raise the fixture holding the silver wires until the wires and nerve cord are away
 from the saline and earthworm anatomy (a fraction of an inch is all that is
 necessary, blowing in the area can break up the surface tension if the saline
 solution is bridging the wires and cord with the rest of the earthworm)
- Moisten the nerve cord with Ringer's solution, often, throughout the experiment while making sure that the nerve cord and electrodes remain isolated from the rest

of the saline and anatomy (it may be necessary to remove excess Ringer's solution)

5.3.2. Electrical Setup

- Place two pins near each other in the anterior end of the earthworm
- Connect the non-inverting output of the stimulation circuit to one pin and connect circuit ground or the inverting output to the second pin
- Connect, optionally, if the inverting output is not connected to a pin in the
 earthworm, the inverting output of the stimulation circuit to an unused electrode
 input channel on the Electrophysiology Interface board; ensure that there is no
 Preamp board in the PCI-Express socket and bypass the socket with a 0Ω resistor.
 See Figure 33 and Figure 34.
- Place a chloride silver wire under the body of the earthworm, between the stimulation pins and the exposed portion of the earthworm's body and connect the wire to circuit (which may be earth) ground
- Connect the chloride silver recording electrodes to the Preamp inputs with the
 non-inverting input connected toward the anterior end of the earthworm and the
 inverting input connector toward the posterior end (reversing the electrodes will
 simply invert the signal) (connecting the electrodes may be performed before the
 silver wires are placed under the nerve cord, to avoid disturbing the electrodes in
 the process of making the connections)
- Power on the Electrophysiology Interface, first, then power on the RTSC

5.3.3. Software Setup

- Update FPGA program as described in the Error! Reference source not found.
 appendix.
- Update Cypress EZ-USB firmware as described in the Error! Reference source not found. appendix.

- Create the script and corresponding waveform file as shown the Error!
 Reference source not found. appendix.
- Launch Data Acquisition and Stimulation Control Center (DASCC)
- Select the appropriate COM port from the dropdown list
- Select the appropriate Endpoint from the dropdown list, set Packets Per Xfer to
 64, and set Xfers to Queue to 64
- Select the Scripting tab and load the Earthworm Script
- When prepared for single stimulus and capture hit the "Run Script" button.
 Changes to the voltage being output can be modified by changing the 2nd line of the Waveform file, using the Error! Reference source not found. appendix as a reference for selecting the appropriate value.
- Graph data by selecting the Graphing tab and hitting the "Load File" button.
 Once loaded, multiple channels can be displayed at the same time using ctrl + left mouse button to select/deselect channels.
- Click "Output CSV" to export data to a comma-separated value (CSV) text file.

5.3.4. Stimulation and Recording

- Stimulate the earthworm with a single, 0.2ms wide pulse with low amplitude (less than 1.0V)
- Repeat the stimulation while slowly increasing the pulse amplitude (in steps between 0.1V and 0.5V) until a response is seen between 2ms and 8ms after the stimulation artifact, this is the median giant response
- Save the recorded waveform
- Slowly increase the pulse amplitude, further, until a second response is seen between 6ms and 15ms after the stimulation artifact, this is the lateral giant response
- Save the recorded waveform

5.4. Results

The earthworm experiment was performed with the Data Acquisition and Stimulation System connected in parallel with a preamp and oscilloscope that was validated in [9]. A diagram of the experimental setup is shown in Figure 34. A picture of the experimental setup is shown in Figure 35.





Figure 35: Picture of the Data Acquisition and Stimulation System connected in parallel with a previously validated recording system

Data recorded from a 2.0V stimulation pulse produced a median giant response similar to those seen in [9] and [14]. The data from the previously validated Preamp and the oscilloscope was plotted on top of the data from the Data Acquisition and Stimulation System. The data from the oscilloscope and the Data Acquisition and Stimulation System can be seen in Figure 36 and the data appears to be in very close agreement.






Figure 36: Earthworm response to 2.0V stimulation pulse with data recorded by an Oscilloscope and the Data Acquisition and Stimulation System

Data recorded from a 3.5V stimulation pulse produced median and lateral giant responses similar to those seen in [9] and [14]. The data shown in Figure 37 exhibits close agreement between the Data Acquisition and Stimulation System and the previously validate Preamp.




Figure 37: Earthworm response to 3.5V stimulation pulse with data recorded by an Oscilloscope and the Data Acquisition and Stimulation System

6. Specifications Review⁵

This section reviews the specifications set forth in the Specifications section and shows how well the Data Acquisition and Stimulation System described in this thesis meets those specifications.

- Provide a platform for performing electrophysiology experiments with earthworms as described in [12, 13]
 Successful accomplishment of the earthworm experiment is shown in section 5.4 of this document.
 - a. Produce a voltage-controlled square wave stimulation pulse with widths from 0.01ms to 100ms and amplitudes from 0.1V to 10V

The FPGA and Data Acquisition and Stimulation Control Center (DASCC) are capable of defining a stimulation waveform that updates the DAC output with a period as short as 1us and storing up to 4096 waveform samples with variable sample periods from 1us to 65,536ms.

The DAC has a slew rate of 1.5V/us [21] and a differential output voltage range of ±14.8V as shown in [15].

- b. Produce single stimulation pulses or multiple pulses at rates from 1*Hz* to 10*Hz*The FPGA and DASCC are capable of defining a stimulation waveform over 1s in length and repeating the waveform indefinitely.
- c. Provide at least one differential recording channel
 There is the potential for up to eight recording channels, each with a
 Preamp that has a differential input as shown in [15].

٠

⁵ This section was co-authored with Donovan Squires, [15].

d. Record an action potential voltage from the time of a stimulation pulse for a minimum duration of 20ms

Data collected for results in the Earthworm Experiment Procedure Results section is more than 1s in duration.

e. Plot the recorded voltage

The DASCC is capable of plotting recorded data.

- f. Store the recorded voltage to a non-proprietary, standard file format

 The DASCC is capable of exporting recorded data to a comma separated value (CSV) file.
- 2. Provide a platform for stimulation and recording of neuron cell culture electrical activity via MEA electrodes

Interfacing the DASS with the MEA is not yet tested.

- a. Provide at least four recording channels
 - Eight recording electrodes can be connected to the DASS and stored as digital samples.
- Store data from recording channels continuously
 The data recording time limit has not been fully tested.
- c. Provide at least four voltage-controlled arbitrary stimulation channels
 The DASCC is capable of loading an arbitrary waveform, as defined by a text file, into the DASS which outputs the waveform using the AD5678 with four DAC outputs.
- d. Output single-ended stimulation signals on recording electrodes and add culture voltage offset to the stimulation signal

The stimulation signals are routed to the Preamp boards which output the stimulation signals on the recording electrodes and add the culture voltage offset as described in [15].

- e. Provide an interface that can specify stimulation waveforms, locations, and intervals that can be updated based on data from the recording electrodes
 The DASCC provides a scripting language for defining recording intervals, stimulation waveforms, and stimulation intervals, but does not have provisions for analyzing recorded data and adjusting stimulation strategy.
- 3. Utilize Low-Noise Amplifier described in [9]

The Low-Noise Amplifier, also known as the Preamp, is successfully utilized with the DASS; though, not all features are tested.

a. Connect to each Low-Noise Amplifier channel with a PCI-Express card edge connector

Eight PCI-Express card edge connector sockets are available on the Electrophysiology Interface board as described in [15].

b. Provide ±7V to ±15V analog voltage supplies and ground via the card edge connector

The Electrophysiology Interface board connects its analog voltage supply inputs, which tolerate $\pm 7V$ to $\pm 15V$, to the Preamp connectors as described in [15].

c. Provide ability to independently switch four digital inputs for each channel, $0_{IH}\!=\!0.8V \text{ and } 1_{IL}\!=\!2.4V$

The CPLD on the Electrophysiology Interface board enables the FPGA to control each digital input on every Preamp channel and voltage compatibility is shown in [15], but a logic configuration for the CPLD is not written.

- d. Route differential analog input to the card edge connector for each channel The differential inputs of the Preamps are routed to a terminal block for simple connection to recording electrodes as described in [15].
- e. Convert the 20Hz to 14.6kHz analog output signal [9] to digital samples

 An AD7606 ADC converts the Preamp output voltage to digital samples,
 has an analog low-pass input filter with a corner frequency of 23kHz, and
 can sample at up to 200kS/s, satisfying the sampling theorem, as described
 in [15].
- f. Route a single-ended stimulation signal to each channel

 Four unique stimulation channels with differential outputs are connected single ended to the eight Preamp connectors as described in [15].

7. Conclusions

The Data Acquisition and Stimulation System (DASS) provides eight channels of acquisition and four channels of arbitrary waveform generation to support electrophysiology experiments, including basic (earthworm) and advanced (microelectrode array or MEAs) applications. The system is certainly not limited to the considered use cases; its features are likely to align with many other electrophysiological applications not yet investigated. The DASS expands the capabilities of the Neurobiology Engineering Laboratory at Western Michigan University.

Future Expansion

One of the major goals of the current design was leaving the architecture open for future expansion. A future target is full support of the 60 channels of a MEA. An initial discussion was provided in [15] of a possible hardware architecture. From a software/firmware perspective the main area of concern is the required acquisition data rates. A 60 channel system with a 188 byte packet size would have 8.2908 Mbytes/s, calculated as:

Packetized ADC Data =
$$\frac{188 \text{ bytes*}44100 \text{Hz}}{1000000} = 8.2908 \text{ Mbytes/s}.$$

This data rate exceeds the previously calculated interrupt mode max throughput of 8.192 Mbytes/s, discussed in the Data Flow Analysis section of this document and calculated as:

Interrupt Mode Bandwidth = 1024 bytes *
$$\frac{1}{125 \text{ microseconds}}$$
 = 8.192 Mbytes/s.

Using a different FPGA could provide larger FIFOs and make it possible to not require the 125 microsecond latency that interrupt mode USB transfers provide. With

this relinquished, bulk transfers become possible with a maximum theoretical throughput of 60 Mbytes/s. Despite the expectation that the full 60 Mbytes/s would not be achieved, it is reasonable to assume 8.2908 Mbytes/s of sustained bandwidth is achievable.

The FIFO size concern is better understood by reviewing the current amount of unresponsiveness from a Windows PC required to fill the current FIFO. This is calculated as follows:

$$Acq.FIFO\ Fill\ Time = \frac{\left(\frac{32768\ byte\ FIFO}{32\ byte\ packet}*\frac{1}{44.1kHz}\right)}{1000} = 23.22\ ms.$$

Additionally, the Cypress FIFOs are filled within the following time:

Cypress FIFO Fill Time =
$$\frac{\left(\frac{4096 \text{ byte FIFO}}{32 \text{ byte packet}} * \frac{1}{44.1 \text{kHz}}\right)}{1000} = 2.9025 \text{ ms.}$$

On the PC, the Cypress driver provides further buffering of data, which can be filled within the following time:

Cypress Driver Fill Time =
$$\frac{\left(\frac{8388608 \ byte \ FIFO}{32 \ byte \ packet} * \frac{1}{44.1kHz}\right)}{1000} = 5944.308 \ ms.$$

Thus there is approximately 6 seconds between being completely empty to completely full across the entire chain. If at any point the USB transactions stop being serviced the RTSC only has approximately 26 milliseconds of buffering capability. As is, it is possible to drop data on an overtaxed Windows PC. Further investigation of the Cypress driver and the way Windows interacts with it for maintaining data transfers would help gain confidence in the DASS data integrity.

Expanding on these buffer fill times for a 60 channel system, the same calculations, but with 188 byte packets taken into account, result in 3.952 milliseconds for Acquisition FIFO fill time, 0.494 ms for Cypress FIFO fill time, and 1011.797 ms

Cypress driver fill time. Table 29 summarizes the fill times for the 8 and 60 channel implementations.

	8 Channel Fill Time (ms)	60 Channel Fill Time (ms)	
Acquisition FIFO Fill Time	23.22	3.952	
Cypress FIFO Fill Time	2.9025	0.494	
Cypress Driver Fill Time	5944.308	1011.797	

Table 29: Buffer Fill Time

Given that interrupt mode does not provide sufficient bandwidth, bulk mode does not provide guaranteed latency, and the buffer fill time is less than ~1012 milliseconds for a 60 channel system, the ability to use a single USB 2.0 connection with the current FPGA size is unlikely. Further investigation is required to find a viable solution.

One possible consideration for maintaining the current architecture is a much larger FPGA that would have more BRAM resources, providing a larger FIFO. Another possible improvement would be to move to a USB 3.1 supported chip in the place of the current Cypress EZ-USB chip, effectively increasing the maximum bandwidth to 10Gbps.

Other considerations for future system include use of a Real-Time Operating System (RTOS) alongside the FPGA, providing more deterministic performance for the HDD data logging portion of the project. The Xilinx Zynq chip is one such example where a FPGA fabric and dual-core ARM A9 are provided on the same chip. Logging directly to SSD from the ARM A9, or even directly from an FPGA, would increase possible performance. A network connection could be created providing a Windows PC control over the RTOS/FPGA operation and non real-time feedback / decimated data visualization.

Personal Development

This has been a very rewarding project from a personal standpoint. I am happy to have had the opportunity to significantly extend my senior design project [10], from what was a solid baseline (albeit with many issues that made it overall unusable for real experimentation) to a working system for electrophysiological experimentation. This project has provided insight into the challenges of acquiring real-time data and commanding real-time operations from the convenient interface a Windows PC provides. It greatly expanded my knowledge of low-level FPGA development and introduced me to the world of high-level GUI based C# development.

Closing

Even though I have many ideas for work that could be done to improve the system as outlined in part here, I am proud to pass this project and architecture on to those to follow. It is a bittersweet concept; one that I am confident my family will find more sweet than bitter provided the many tireless hours spent in pursuit of a functional prototype.

Appendix A
GitHub Repository

A GitHub repository [26] has been created that contains all source and documentation related to this project. This includes the following:

- RTSC FPGA source code
- DASCC PC source code
- Cypress EZ-USB firmware source code
- Description of required software and drivers
- "Getting Started" guide, describing the steps required to get the system operational

Appendix B

Programming FPGA

The FPGA is programmed using Adept from Digilent [19]. It requires the original Digilent firmware to be running on the Cypress CY7C68013A, which is loaded from the I2C CMOS Serial EEPROM (24AA128) whenever power is cycled. This means the USB cable must be unplugged and plugged in to have the original firmware reloaded (toggling the power switch does not cycle power to the Cypress CY7C68013A).




Figure 38: Digilent Adept software used for programming the FPGA

Adept provides a view into the JTAG chain of the Nexys2, which the CY7C68013A commands when programming the FPGA. shows two JTAG targets for programming: the FPGA and PROM. Targeting the FPGA will write to the FPGA RAM and thus programs will only be retained until power is cycled. Targeting the PROM will write to the ROM available on the Nexys2. It is necessary to have the MODE jumper, JP9, set to ROM (pins 2 and 3 connected) to have the FPGA load the program from ROM on power cycle.

For this project, it was desirable to be able to load the program into ROM, allowing the program to be loaded by the FPGA every time power was cycled. To accomplish this, the following steps are required:

- 1. Launch Adept
- 2. Unplug the USB Cable and plug it in.
- 3. In the "Connect" drop down on Adept select "Onboard USB".
- 4. On the "Config" tab of Adept push "Browse…" next to the PROM and select the appropriate .bit file.
- 5. Push Program.
- 6. Ensure JP9 (Mode Jumper) on the Nexys2 is set to load from ROM and unplug and plug in the USB cable to cycle power to the board.
- 7. The program should load from ROM when the board finishing power up from the previous step.

Appendix C

Programming Cypress EZ-USB (CY7C68013A)

- Cycle power to the Nexys2 development board by unplugging and plugging in the USB cable (desired FPGA program should load from EEPROM)
- 2. Using fx2loader, update to an intermediate firmware that updates the VID:PID to 04B4:8613.
 - a. Open cmd prompt and navigate to location of fx2loader.
 - b. Type "fx2loader.exe -v 1443:0005 firmware.hex" and press enter.
- 3. Using CypressProgramUtility update to the desired firmware.
 - a. Open cmd prompt and navigate to location of CypressProgramUtility.
 - b. Type "ProgramUtility.exe ep2_int_in.hex" and press enter.
- 4. The firmware is ready to use.

Appendix D

DASCC Scripting Amplitude

DASCC scripting takes hex values from 0x00000 to 0xFFFF. In hardware, the DAC will output 0V to 5V, and the corresponding circuitry will take this single ended output and give -7.5V to 7.5V differential output. The following table provides a set of common amplitude values for quick reference throughout the full range available. For specific voltages not in the table use the function and convert the decimal value to HEX:

$$Decimal \ Value = (Desired \ Voltage + 7.5) * \frac{2^{16}}{15}$$

In Excel:

Desired Voltage	HEX Value	Desired Voltage	HEX Value
-7.5	0	0.5	8888
-7	888	1	9111
-6.5	1111	1.5	9999
-6	1999	2	A222
-5.5	2222	2.5	AAAA
-5	2AAA	3	B333
-4.5	3333	3.5	BBBB
-4	3BBB	4	C444
-3.5	4444	4.5	CCCC
-3	4CCC	5	D555
-2.5	5555	5.5	DDDD
-2	5DDD	6	E666
-1.5	6666	6.5	EEEE
-1	6EEE	7	F777
-0.5	7777	7.49	FFFF
0	8000		

Table 30: DASCC Scripting Amplitude Hex Value Table

Appendix E

Earthworm Script and Waveform

This section provides the script and waveform file used to perform the earthworm experiment.

The script sends EarthwormWaveform.txt to the RTSC where it is stored in memory for channel one. The acquisition is then started, there is a 400 ms delay, and then the stimulation waveform is output on channel one. There is another 400 ms delay to make sure all response to the stimulus is captured and then the acquisition is stopped.

Script.txt

```
SetWaveform(1,EarthwormWaveform.txt);
StartAcquisition();
Sleep(400);
SingleStim(01);
Sleep(400);
EndAcquisition();
```

The waveform file contains the amplitude:time pairs to create the desired waveform. The first line places the output at midscale for 100 us. The second line sets the output to 1V for 100 us. The last line returns the output to midscale.

EarthwormWaveform.txt

7FFF,0100

9111,0100

7FFF,0100

Appendix F

DASCC Scripting Commands

The DASCC scripting allows the user an easy way to sequence the commands provided by the RTSC Application Programming Interface (API). DASCC scripts are interpreted at runtime.

SetConfig(Channel, config);

This command sends Set Channel Configuration with provided channel and configuration.

GetConfig(channel);

This command sends Get Channel Configuration for the requested channel.

StartAcquisition();

This command sends Set Acquisition Register, enabling acquisition on all channels by setting bit 0 of the Acquisition Register.

EndAcquisition();

This command sends Set Acquisition Register, disabling acquisition on all channels by clearing bit 0 of the Acquisition Register.

SingleStim(ChannelMask);

This command sends Set Stimulation Register, setting the Stimulation Register for a single cycle as specified by the ChannelMask parameter. The result is each channel specified will output its waveform once.

StartMultiStim(ChannelMask);

This command sends Set Stimulation Register, setting the Stimulation Register as specified by the ChannelMask parameter. The result is each channel specified will output its waveform repeatedly.

EndMultiStim(ChannelMask);

This command sends Set Stimulation Register, clearing the Stimulation Register as specified by the ChannelMask parameter. The result is each channel specified will stop outputting its waveform.

<u>SetWaveform(channel,filename);</u>

This command sends Set Waveform for the given channel. The provided filename is expected to have amplitude: time pairs in ascii format.

GetWaveform(channel);

This command sends Get Waveform for the given channel.

Sleep(time in milliseconds);

This command causes the script to wait for the provided number of milliseconds.

Appendix G RTSC FPGA Configuration – Code

ADC_Capture.vhd

```
00002 -- Company:
00002 -- Engineer:
                      KDB
00004 --
00005 -- Create Date:
00006 -- Design Name:
00007 -- Module Name:
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 --
00014 --
00015 -- Dependencies:
00016 --
00017 -- Revision:
00018 --
00019 -- Additional Comments:
00020 --
00021 ----
00022 library IEEE;
00023 use IEEE.STD_LOGIC_1164.ALL;
00024 use IEEE.STD_LOGIC_ARITH.ALL;
00025 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00027 --- Uncomment the following library declaration if instantiating
00028 ---- any Xilinx primitives in this code.
00029 --library UNISIM;
00030 --use UNISIM.VComponents.all;
00032 use work.ADC_Capture_pkg.all;
00034 entity ADC_Capture is
00035
         Port ( clk
                                         : in STD_LOGIC;
00036
                                            : in STD_LOGIC;
                 reset
00037
00038
                      -- ADC Serial Communication
                                   : out STD_LOGIC;
00039
                     CS
00040
                     sCLK
                                             : out STD_LOGIC;
                                             : in STD_LOGIC;
: in STD_LOGIC;
00041
                     doutA
00042
                     doutB
00043
                     -- ADC Control
00044
                                            : out STD_LOGIC;
: out STD_LOGIC;
00045
                     adcRANGE
00046
                     adcRESET
                                           : out STD_LOGIC;
00047
                     adcSTDBY
                                            : out STD_LOGIC;
: out STD_LOGIC;
00048
                     convStA
00049
                     convStB
00050
                     ovrSAMPLE
                                               : out STD_LOGIC_VECTOR(2 downto 0);
                                             : out STD_LOGIC;
00051
                     refSEL
00052
                     serSEL.
                                               : out STD LOGIC;
00053
                     Busy
                                            : in STD_LOGIC;
00054
                     -- Control Signals
00055
00056
                     ADC_Capture_Start
                                           : in STD_LOGIC;
                     ADC_Capture_Done : out STD_LOGIC;
00057
00058
00059
                                       : out STD_LOGIC_VECTOR(15 downto 0);
: out STD_LOGIC_VECTOR(15 downto 0);
: out STD_LOGIC_VECTOR(15 downto 0);
00060
                     Channel1_Data
00061
                     Channel2_Data
00062
                     Channel3 Data
                                           : out STD_LOGIC_VECTOR(15 downto 0);
00063
                     Channel4_Data
00064
                     Channel5_Data
                                           : out STD_LOGIC_VECTOR(15 downto 0);
00065
                     Channel6_Data
                                        : out STD_LOGIC_VECTOR(15 downto 0);
: out STD_LOGIC_VECTOR(15 downto 0);
: out STD_LOGIC_VECTOR(15 downto 0)
00066
                     Channel7_Data
                                          : out STD_LOGIC_VECTOR(15 downto 0)
00067
                     Channel8_Data
00068
00069 end ADC_Capture;
00070
00071 architecture Behavioral of ADC_Capture is
00072
00073 signal async_flags
                                             : STD_LOGIC_VECTOR(6 downto 0);
00074 signal count
                                                : STD_LOGIC_VECTOR(7 downto 0);
00075
00076 signal reset_counter
                                            : STD_LOGIC_VECTOR(23 downto 0) := x"0000000";
```

```
00077
                                     : STD_LOGIC_VECTOR(15 downto 0);
: STD_LOGIC_VECTOR(15 downto 0);
: STD_LOGIC_VECTOR(15 downto 0);
00078 signal Channell_data_reg
00079 signal Channel2_data_reg
00080 signal Channel3_data_reg
00081 signal Channel4_data_reg
                                          : STD_LOGIC_VECTOR(15 downto 0);
00082 signal Channel5_data_reg
                                          : STD_LOGIC_VECTOR(15 downto 0);
                                         : STD_LOGIC_VECTOR(15 downto 0);
: STD_LOGIC_VECTOR(15 downto 0);
00083 signal Channel6_data_reg
00084 signal Channel7_data_req
00085 signal Channel8_data_reg
                                         : STD_LOGIC_VECTOR(15 downto 0);
00086
00087 component ADC_Capture_states
00088 Port ( clk
                                           : in STD LOGIC:
                                            : in STD_LOGIC;
: in STD_LOGIC;
00089
00090
                  ADC_Capture_start
                                                                          --start S.M. into
     motion
00091
                                                   : in STD_LOGIC;
                  Busy
00092
                                                 : in STD_LOGIC_VECTOR(7 downto 0);
                  count
                                             : in STD_LOGIC_VECTOR(23 downto 0);
00093
                  reset_counter
                                               : out STD_LOGIC_VECTOR(6 downto 0) --flags to enable
00094
                  async_flags
    functions
00095
                  );
00096 end component;
00097
00098 begin
00099
00100 ADC_Capture_Done
                            <= async_flags(DONE_FLAG);
00101
                     <= '1';
00102 adcRANGE
                                               -- 0: -5V to +5V, 1: -10V to +10V
                         <= '1';
00103 adcSTDBY
                                              -- Standby mode not used
                     <= "000";
<= '1';
00104 ovrSAMPLE
                                      -- allows rate of 50 kHz
                                     -- internal reference
00105 refSEL
                                         -- Serial Selected
00106 serSEL
                        <= '1';
00107 sclk
                         <= clk;
                                           -- route internal clock to sCLK
00108
00109 Channel1_Data <= Channel1_data_reg;</pre>
00110 Channel2_Data <= Channel2_data_reg;</pre>
00111 Channel3_Data <= Channel3_data_reg;
00112 Channel4_Data <= Channel4_data_reg;
00113 Channel5_Data <= Channel5_data_reg;
00114 Channel6_Data <= Channel6_data_reg;
00115 Channel7_Data <= Channel7_data_reg;
00116 Channel8_Data <= Channel8_data_reg;
00118
00119 -- Channelx_Data
00120 process(clk, reset)
00121 begin
00122
       if reset = '0' then
00123
             Channel1_data_reg <= (others => '0');
00124
              Channel2_data_reg <= (others => '0');
              Channel3_data_reg <= (others => '0');
00125
00126
              Channel4_data_reg <= (others => '0');
00127
              Channel5_data_reg <= (others => '0');
              Channel6_data_reg <= (others => '0');
00128
00129
              Channel7_data_reg <= (others => '0');
              Channel8_data_reg <= (others => '0');
00130
        elsif rising_edge(clk) and async_flags(CAPTURE_DATA_FLAG) = '1' then
00131
            case count is
00132
                 when x"00" =>
00133
                                               Channel1_data_reg(15) <=</pre>
     doutA;
00134
                                                   Channel2_data_reg(15) <=
     doutB:
                     -- need to check what channel data comes from where and when
                  when x"01" =>
00135
                                               Channell data reg(14) <=
     doutA:
00136
                                                    Channel2_data_reg(14) <=
     dout B:
                  when x"02" =>
00137
                                                Channell data reg(13) <=
     doutA;
00138
                                                    Channel2_data_reg(13) <=
     doutB;
00139
                  when x"03" =>
                                                Channel1_data_reg(12) <=</pre>
     doutA;
00140
                                                   Channel2_data_reg(12) <=</pre>
     doutB;
                  when x"04" =>
00141
                                                Channel1_data_reg(11) <=</pre>
     doutA;
00142
                                                    Channel2_data_reg(11) <=</pre>
     doutB;
00143
                  when x"05" =>
                                               Channel1_data_reg(10) <=</pre>
```

```
doutA;
                                                      Channel2_data_reg(10) <=</pre>
00144
      doutB;
00145
                   when x"06" =>
                                                  Channel1_data_reg(9) <=</pre>
      doutA:
00146
                                                      Channel2_data_reg(9) <=</pre>
      doutB:
00147
                   when x"07" =>
                                                  Channel1_data_reg(8) <=</pre>
      doutA;
                                                      Channel2_data_reg(8) <=</pre>
00148
      doutB;
00149
                                                  Channel1_data_reg(7) <=</pre>
                    when x"08" =>
      doutA:
00150
                                                      Channel2_data_reg(7) <=</pre>
      doutB:
00151
                   when x"09" =>
                                                  Channel1_data_reg(6) <=</pre>
      doutA;
                                                      Channel2_data_reg(6)
00152
      doutB;
00153
                    when x"0A" =>
                                                  Channel1_data_reg(5) <=</pre>
      doutA:
00154
                                                      Channel2_data_reg(5)
      doutB;
00155
                    when x"0B" =>
                                                  Channel1_data_reg(4) <=
      doutA;
00156
                                                      Channel2_data_reg(4)
      doutB;
00157
                    when x"0C" =>
                                                  Channel1_data_reg(3) <=
      doutA;
00158
                                                      Channel2_data_reg(3)
      doutB;
00159
                    when x"0D" =>
                                                  Channel1_data_reg(2) <=
      doutA;
00160
                                                      Channel2_data_reg(2)
      doutB;
00161
                    when x"0E" =>
                                                  Channel1_data_reg(1)
      doutA;
00162
                                                      Channel2_data_reg(1)
      doutB;
00163
                    when x"0F" =>
                                                  Channel1_data_reg(0)
      doutA;
00164
                                                      Channel2_data_reg(0)
      doutB;
00165
                    when x"10" =>
                                                  Channel3_data_reg(15) <=
      doutA;
00166
                                                      Channel4_data_reg(15) <=</pre>
      doutB;
                       -- need to check what channel data comes from where and when
00167
                   when x"11" =>
                                                  Channel3_data_reg(14) <=
      doutA;
00168
                                                      Channel4_data_reg(14) <=
      doutB;
00169
                   when x"12" =>
                                                  Channel3_data_reg(13) <=
      doutA:
00170
                                                      Channel4 data reg(13) <=
      doutB;
00171
                   when x"13" =>
                                                  Channel3_data_reg(12) <=</pre>
      doutA;
00172
                                                      Channel4_data_reg(12) <=</pre>
      doutB;
00173
                   when x"14" =>
                                                  Channel3_data_reg(11) <=</pre>
      doutA;
00174
                                                      Channel4_data_reg(11) <=</pre>
      doutB:
00175
                   when x"15" =>
                                                  Channel3_data_reg(10) <=
      doutA;
00176
                                                      Channel4_data_reg(10) <=</pre>
      doutB;
00177
                   when x"16" =>
                                                  Channel3_data_reg(9) <=
      doutA;
00178
                                                      Channel4_data_reg(9) <=
      doutB:
00179
                    when x"17" =>
                                                  Channel3_data_reg(8) <=
      doutA;
00180
                                                      Channel4_data_reg(8) <=</pre>
      doutB;
00181
                   when x"18" =>
                                                  Channel3_data_reg(7) <=
      doutA;
00182
                                                      Channel4_data_reg(7) <=</pre>
      doutB:
```

```
00183
                    when x"19" =>
                                                   Channel3 data reg(6) <=
      doutA;
00184
                                                       Channel4 data reg(6) <=
      doutB:
00185
                    when x"1A" =>
                                                   Channel3_data_reg(5) <=</pre>
      dout A:
00186
                                                       Channel4_data_reg(5)
      doutB;
                    when x"1B" =>
00187
                                                   Channel3 data reg(4) <=
      doutA:
00188
                                                       Channel4_data_reg(4) <=</pre>
      doutB;
00189
                    when x"1C" =>
                                                   Channel3_data_reg(3) <=
      doutA;
00190
                                                       Channel4_data_reg(3)
      doutB;
00191
                    when x"1D" =>
                                                   Channel3_data_reg(2) <=
      doutA;
00192
                                                       Channel4_data_reg(2) <=</pre>
      doutB;
00193
                    when x"1E" =>
                                                   Channel3_data_reg(1) <=
      doutA;
00194
                                                       Channel4_data_reg(1)
      doutB;
00195
                    when x"1F" =>
                                                   Channel3_data_reg(0) <=
      doutA;
00196
                                                       Channel4_data_reg(0) <=</pre>
      doutB;
00197
                    when x"20" =>
                                                   Channel5_data_reg(15) <=
      doutA;
00198
                                                       Channel6_data_reg(15) <=</pre>
      doutB;
                       -\!- need to check what channel data comes from where and when
00199
                    when x"21" =>
                                                   Channel5_data_reg(14) <=</pre>
      doutA;
00200
                                                       Channel6_data_reg(14) <=</pre>
      doutB;
00201
                    when x"22" =>
                                                   Channel5_data_reg(13) <=
      doutA;
00202
                                                       Channel6_data_reg(13) <=</pre>
      doutB;
                    when x"23" =>
00203
                                                   Channel5_data_reg(12) <=
      doutA;
00204
                                                       Channel6_data_reg(12) <=</pre>
      doutB;
00205
                    when x"24" =>
                                                   Channel5_data_reg(11) <=</pre>
      doutA;
00206
                                                       Channel6_data_reg(11) <=</pre>
      doutB;
00207
                    when x"25" =>
                                                   Channel5_data_reg(10) <=</pre>
      doutA;
00208
                                                       Channel6_data_reg(10) <=</pre>
      doutB;
00209
                    when x"26" =>
                                                   Channel5_data_reg(9) <=</pre>
      doutA;
00210
                                                       Channel6_data_reg(9) <=</pre>
      doutB:
00211
                    when x"27" =>
                                                   Channel5_data_reg(8) <=</pre>
      doutA:
00212
                                                       Channel6_data_reg(8) <=</pre>
      doutB;
00213
                    when x"28" =>
                                                   Channel5_data_reg(7) <=</pre>
      doutA;
00214
                                                       Channel6_data_reg(7) <=</pre>
      doutB:
00215
                    when x"29" =>
                                                   Channel5_data_reg(6) <=
      dout A:
00216
                                                       Channel6_data_reg(6)
      doutB;
00217
                    when x"2A" =>
                                                   Channel5_data_reg(5) <=</pre>
      doutA;
00218
                                                       Channel6_data_reg(5) <=</pre>
      doutB;
00219
                    when x"2B" =>
                                                   Channel5_data_reg(4) <=
      doutA;
00220
                                                       Channel6_data_reg(4) <=</pre>
      doutB;
00221
                    when x"2C" =>
                                                   Channel5_data_reg(3) <=</pre>
      doutA;
00222
                                                       Channel6_data_reg(3) <=</pre>
```

```
doutB;
00223
                   when x"2D" =>
                                                 Channel5_data_reg(2) <=</pre>
      doutA;
00224
                                                     Channel6_data_reg(2)
                                                                             <=
      doutB:
00225
                   when x"2E" =>
                                                 Channel5_data_reg(1) <=
      doutA:
00226
                                                     Channel6_data_reg(1)
      doutB;
00227
                   when x"2F" =>
                                                 Channel5_data_reg(0) <=
      doutA;
00228
                                                     Channel6_data_reg(0)
      doutB:
                   when x"30" =>
00229
                                                 Channel7_data_reg(15) <=
      doutA:
00230
                                                     Channel8_data_reg(15) <=</pre>
      doutB;
                      -\!- need to check what channel data comes from where and when
00231
                   when x"31" =>
                                                 Channel7_data_reg(14) <=
      doutA;
00232
                                                     Channel8_data_reg(14) <=</pre>
      doutB;
                   when x"32" =>
00233
                                                 Channel7_data_reg(13) <=
      doutA;
00234
                                                     Channel8_data_reg(13) <=</pre>
      doutB;
00235
                   when x"33" =>
                                                 Channel7_data_reg(12) <=
      doutA;
00236
                                                     Channel8_data_reg(12) <=</pre>
      doutB;
00237
                   when x"34" =>
                                                 Channel7_data_reg(11) <=
      doutA;
00238
                                                     Channel8_data_reg(11) <=</pre>
      doutB;
00239
                   when x"35" =>
                                                 Channel7_data_reg(10) <=
      doutA;
00240
                                                     Channel8_data_reg(10) <=
      doutB;
00241
                   when x"36" =>
                                                 Channel7_data_reg(9) <=</pre>
      doutA;
00242
                                                     Channel8_data_reg(9)
      doutB;
                   when x"37" =>
00243
                                                 Channel7_data_reg(8)
      doutA;
00244
                                                     Channel8_data_reg(8)
      doutB;
00245
                   when x"38" =>
                                                 Channel7_data_reg(7) <=
      doutA;
00246
                                                     Channel8_data_reg(7)
      doutB;
00247
                   when x"39" =>
                                                 Channel7_data_reg(6) <=
      doutA;
00248
                                                     Channel8_data_reg(6)
      doutB:
00249
                   when x"3A" =>
                                                 Channel7 data reg(5) <=
      doutA;
00250
                                                     Channel8_data_reg(5)
      doutB;
00251
                   when x"3B" =>
                                                 Channel7 data reg(4) <=
      doutA;
00252
                                                     Channel8_data_reg(4)
      doutB;
00253
                   when x"3C" =>
                                                 Channel7_data_reg(3) <=</pre>
      doutA:
00254
                                                     Channel8_data_reg(3)
      doutB;
00255
                   when x"3D" =>
                                                 Channel7_data_reg(2) <=
      doutA;
00256
                                                     Channel8_data_reg(2)
      doutB;
                   when x"3E" =>
00257
                                                 Channel7_data_reg(1) <=
      doutA;
00258
                                                     Channel8_data_reg(1)
      doutB;
                   when x"3F" =>
00259
                                                 Channel7_data_reg(0) <=
      doutA;
00260
                                                     Channel8_data_reg(0) <=</pre>
      doutB;
00261
                   when OTHERS =>
00262
              end case;
```

```
00263
       end if;
00264 end process;
00265
00266
00267 -- convST
00268 process(clk, reset)
00269 begin
00270 if reset = '0' then
       convStA <= '1';
convStB <= '1';
00271
00272
     elsif rising_edge(clk) then
00273
      if async_flags(CONVST_FLAG) = '1' then
00274
            convStA <='0';
00275
              convStB <='0';
00276
00277
          else
             convStA <= '1';
00278
               convStB <= '1';
00279
       end if;
00280
     end if;
00281
00282 end process;
00283
00284 -- CS
00285 process(clk, reset)
00286 begin
00287 if reset = '0' then
          CS <= '1';
00288
      elsif rising_edge(clk) then
00289
       if async_flags(SET_CS_FLAG) = '1' then
00290
00291
            CS <='0';
00292
           else
              CS <= '1';
00293
          end if;
00294
      end if;
00295
00296 end process;
00297
00298 -- adcRESET
00299 process(clk, reset)
00300 begin
00301 if reset = '0' then
00302
          adcRESET <= '1';
00303
     elsif rising_edge(clk) then
      if async_flags(ADC_RESET_FLAG) = '1' then
00304
00305
              adcRESET <='1';
00306
           else
00307
           adcRESET <= '0';
       end if;
00308
     end if;
00310 end process;
00311
00312 -----
00313 ------ ADC_Capture_states -----
00314 -----
00315
00316 states : ADC Capture states
00317 port map(
       clk
00318
                                    => clk.
00319
                                   => reset,
        rst n
       ADC_Capture_start
00320
                                   => ADC Capture Start.
                                      => Busy,
=> count,
       Busy
00321
00322
        count
        reset_counter
                                   => reset_counter,
00323
        async_flags
00324
                                    => async_flags
00325
        );
00326
00327 -----
00328 ----- Counter -----
00329 -----
00330
00331 -- count
00332 process(clk, reset)
00333 begin
00334 if reset = '0' then
           count <= (others => '0');
00335
     elsif rising_edge(clk) then
00336
       if async_flags(INC_COUNT_FLAG) = '1' then
00337
00338
             count <= count + 1;
00339
           elsif async_flags(IDLE_FLAG) = '1' then
00340
             count <= x"00";
           end if;
00341
```

```
00342
        end if;
00343 end process;
00344
00345
00346 -- reset counter
00347 process(clk, reset)
00348 begin
00349 if reset = '0' then
            reset_counter <= (others => '0');
00350
       elsif rising_edge(clk) then
00351
         if async_flags(ADC_RESET_FLAG) = '1' then
00352
00353
                reset_counter <= reset_counter + 1;</pre>
00354
            else
               reset_counter <= (others => '0');
00355
           end if;
00356
        end if;
00357
00358 end process;
00359
00360
00361 end Behavioral;
00362
```

ADC_Capture_main_states.vhd

```
00001 ---
00002 -- Company:
00003 -- Engineer:
00004 --
00005 -- Create Date:
00006 -- Design Name:
00007 -- Module Name:
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 --
00014 --
00015 -- Dependencies:
00016 --
00017 -- Revision:
00018 --
00019 -- Additional Comments:
00020 --
00021 -----
00022 library IEEE;
00023 use IEEE.STD_LOGIC_1164.ALL;
00024 use IEEE.numeric_std.all;
00025 --use IEEE.STD LOGIC ARITH.ALL:
00026 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00027
00028 use work.ADC_Capture_pkg.all;
00029
00030 ---- Uncomment the following library declaration if instantiating
00031 ---- any Xilinx primitives in this code.
00032 library UNISIM;
00033 use UNISIM.VComponents.all;
00034
00035 entity ADC_Capture_states is
00036 Port ( clk
                                         : in STD_LOGIC;
                                         : in STD_LOGIC;
: in STD_LOGIC;
00037
00038
                 ADC_Capture_start
                                                                        --start S.M. into
     motion
00039
                 Busy
                                                 : in STD_LOGIC;
                                               : in STD_LOGIC_VECTOR(7 downto 0);
00040
                 count
00041
                 reset_counter
                                           : in STD_LOGIC_VECTOR(23 downto 0);
                                              : out STD_LOGIC_VECTOR(6 downto 0) --flags to enable
00042
                 async_flags
00044 end ADC_Capture_states;
00045
00046 architecture Behavioral of ADC_Capture_states is
00047
00048
             --Control signals
00049
```

```
00050 signal curr_state : std_logic_vector(7 downto 0) := ADC_RESET; -- FSM current state 00051 signal next_state : std_logic_vector(7 downto 0) := ADC_RESET; -- FSM next state
00052
00053 begin
00054 -----
            -- synchronous part of state machine here
00055
00056 data_in_latch: process(clk, rst_n)
00057 begin
00058 if rst_n = '0' then
            curr_state <= (others => '0');
00059
       elsif rising_edge(clk) then
00060
00061
          curr_state <= next_state;
       end if;
00062
00063 end process;
00064
00065
              -- async part of state machine to set function flags
00066 ADC_Capture_state: process(rst_n, curr_state)
00067 begin
       if rst_n = '0' then
00068
00069
             async_flags <= (others => '0');
       else
00070
00071
             async_flags <= (others => '0');
00072
              case curr_state is
00073
00074
                  when ADC_RESET =>
00075
                     async_flags(ADC_RESET_FLAG) <= '1';</pre>
00076
00077
                  when IDLE =>
00078
                     async_flags(IDLE_FLAG) <= '1';
                                                                -- init
00079
08000
                  when CONVST =>
00081
                      async_flags(CONVST_FLAG) <= '1';</pre>
00082
00083
                  when CAPTURE_1 =>
00084
                     async_flags(SET_CS_FLAG) <= '1';</pre>
00085
00086
                  when CAPTURE_2 =>
00087
                     async_flags(SET_CS_FLAG) <= '1';</pre>
                      async_flags(CAPTURE_DATA_FLAG) <= '1';</pre>
88000
00089
                      async_flags(INC_COUNT_FLAG) <= '1';</pre>
00090
00091
                  when FINISH =>
                     async_flags(DONE_FLAG) <= '1';
                                                                -- done flag
00093
                  when others =>
00094
                     async_flags <= (others => '0');
00095
              end case;
       end if;
00097 end process;
00098 -----
           -- ADC_Capture state machine
00099
00100 ADC_Capture_asynch_state: process(rst_n, curr_state,
     ADC_Capture_start, count, reset_counter)
00101 begin
00102
       if rst_n = '0' then
00103
             next_state <= ADC_RESET;</pre>
00104
         else
00105
             case curr state is
                  when ADC_RESET =>
00106
                      if reset_counter = x"0249F0" then -- 150000 200ns clock cycles = 30 ms
00107
00108
                          next_state <= IDLE;</pre>
00109
                      else
00110
                         next state <= ADC RESET;
                      end if;
00111
00112
00113
              when IDLE =>
                     if ADC_Capture_start = '1' then
00114
00115
                          next_state <= CONVST;</pre>
00116
00117
                          next_state <= IDLE;</pre>
                      end if;
00118
00119
00120
                  when CONVST =>
00121
                      next_state <= WAIT_BUSY_HIGH;</pre>
00122
00123
                  when WAIT_BUSY_HIGH =>
00124
                     if Busy = '1' then --commment for internal data
00125
                          next_state <= WAIT_BUSY_LOW;</pre>
00126
00127
                           next_state <= WAIT_BUSY_HIGH;</pre>
```

```
00128
                       end if;
00129
                   when WAIT_BUSY_LOW =>
   if Busy = '0' then --commment for internal data
00130
00131
00132
                           next_state <= CAPTURE_1;</pre>
00133
00134
                           next state <= WAIT BUSY LOW:
                       end if;
00135
00136
                   when CAPTURE_1 =>
00137
                       next_state <= CAPTURE_2;</pre>
00138
00139
00140
                   when CAPTURE_2 =>
                       if count = 63 then -- 31 for 4 channel model
00141
                           next_state <= FINISH;</pre>
00142
00143
                        else
00144
                           next_state <= CAPTURE_2;</pre>
                       end if;
00145
00146
00147
00148
00149
                  when FINISH =>
00150
                          next_state <= IDLE;</pre>
00151
00152
                  when OTHERS =>
00153
                       next_state <= IDLE;</pre>
00154
              end case;
00155
        end if:
00156 end process;
00157
00158
00159 end Behavioral;
00160
00161
```

ADC_Capture_pkg.vhd

```
00001 -----
00002 -- Company: WMU - Thesis
00003 -- Engineer:
                     KDB
00004 --
00005 -- Create Date:
00006 -- Design Name:
00007 -- Module Name:
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 --
00014 --
00015 --
00016 -- Dependencies:
00017 --
00018 -- Revision:
00019 -- Revision 0.01 - File Created
00020 -- Additional Comments:
00021 --
00022 ----
00023 library IEEE;
00024 use IEEE.STD_LOGIC_1164.ALL;
00025 use IEEE.numeric_std.all;
00026 --use IEEE.STD_LOGIC_ARITH.ALL;
00027 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00028
00029 package ADC_Capture_pkg is
00030
00031
00032 constant ADC_RESET
                                                     : STD_LOGIC_VECTOR(7 downto 0) := x"00";
00033
00034 constant IDLE
                                                          : STD_LOGIC_VECTOR(7 downto 0) := x"10";
00035
00036 constant CONVST
                                                       : STD_LOGIC_VECTOR(7 downto 0) := x"01";
00037 constant WAIT_BUSY_HIGH
                                                        : STD_LOGIC_VECTOR(7 downto 0) := x"02";
00038 constant WAIT_BUSY_LOW
                                                     : STD_LOGIC_VECTOR(7 downto 0) := x"03";
```

```
00039 constant CAPTURE 1
                                                      : STD LOGIC VECTOR(7 downto 0) := x"04";
                                                      : STD_LOGIC_VECTOR(7 downto 0) := x"05";
00040 constant CAPTURE_2
00041
00042 constant FINISH
                                                         : STD_LOGIC_VECTOR(7 downto 0) := x"FF";
00043
00044
00045
00046 constant IDLE_FLAG
                                                      : integer := 0;
00047
00048 constant CONVST_FLAG
                                                        : integer := 1;
00049 constant SET CS FLAG
                                                        : integer := 2;
00050 constant CAPTURE_DATA_FLAG
                                                      : integer := 3;
00051 constant INC_COUNT_FLAG
                                                        : integer := 4;
00052 constant ADC_RESET_FLAG
                                                         : integer := 5;
00053
00054 constant DONE_FLAG
                                                      : integer := 6;
00055
00056
00057
00058 end ADC_Capture_pkg;
00059
00060 package body ADC_Capture_pkg is
00061
00062 end ADC_Capture_pkg;
00063
00064
```

ADC_Capture_tb.vhd

```
00001 --
00002 -- Company:
00003 -- Engineer:
00004 --
00005 -- Create Date: 12:54:59 02/10/2012
00006 -- Design Name:
00007 -- Module Name:
                       C:/Users/Kyle/Desktop/Thesis/2-10-12/Cypress Compatible FPGA
     Code/Data_Acq_8Channel_ADC_Test/ADC_Capture_tb.vhd
00008 -- Project Name: Data_Acq_8Channel_ADC_Test
00009 -- Target Device:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 -- VHDL Test Bench Created by ISE for module: ADC_Capture
00014 --
00015 -- Dependencies:
00016 --
00017 -- Revision:
00018 -- Revision 0.01 - File Created
00019 -- Additional Comments:
00020 --
00021 -- Notes:
00022 -- This testbench has been automatically generated using types std_logic and
00023 -- std_logic_vector for the ports of the unit under test. Xilinx recommends
00024 -- that these types always be used for the top-level I/O of a design in order
00025 -- to guarantee that the testbench will bind correctly to the post-implementation
00026 -- simulation model.
00027 -----
00028 LIBRARY ieee;
00029 USE ieee.std_logic_1164.ALL;
00030 USE ieee.std_logic_unsigned.all;
00031 USE ieee.numeric_std.ALL;
00032
00033 ENTITY ADC_Capture_tb IS
00034 END ADC_Capture_tb;
00035
00036 ARCHITECTURE behavior OF ADC_Capture_tb IS
00037
00038
         -- Component Declaration for the Unit Under Test (UUT)
00039
00040
         COMPONENT ADC_Capture
00041
00042
              clk : IN std_logic;
00043
              reset : IN std_logic;
              CS : OUT std_logic;
00045
              adcRANGE : OUT std_logic;
```

```
adcRESET : OUT std_logic;
adcSTDBY : OUT std_logic;
00046
00047
00048
                convST : OUT std_logic;
00049
                ovrSAMPLE : OUT std_logic_vector(2 downto 0);
                refSEL : OUT std_logic;
00050
00051
                sCLK : OUT std_logic;
00052
                serSEL : OUT std_logic;
                doutA : IN std_logic;
00053
                doutB : IN std_logic;
00054
00055
                Busy : IN std_logic;
00056
                ADC_Capture_Start : IN std_logic;
ADC_Capture_Done : OUT std_logic;
00057
                Channel1_Data : OUT std_logic_vector(15 downto 0);
Channel2_Data : OUT std_logic_vector(15 downto 0);
00058
00059
                Channel3_Data : OUT std_logic_vector(15 downto 0);
Channel4_Data : OUT std_logic_vector(15 downto 0)
00060
00061
00062
          );
END COMPONENT;
00063
00064
00065
00066
          --Inputs
         signal clk : std_logic := '0';
signal reset : std_logic := '0';
00067
00068
          signal doutA : std_logic := '0';
00069
          signal doutB : std_logic := '0';
00070
          signal Busy : std_logic := '0';
00071
00072
          signal ADC_Capture_Start : std_logic := '0';
00073
00074
           --Outputs
00075
          signal CS : std_logic;
00076
          signal adcRANGE : std_logic;
00077
          signal adcRESET : std_logic;
00078
          signal adcSTDBY : std_logic;
00079
          signal convST : std_logic;
08000
          signal ovrSAMPLE : std_logic_vector(2 downto 0);
00081
          signal refSEL : std_logic;
00082
          signal sCLK : std_logic;
00083
          signal serSEL : std_logic;
00084
          signal ADC_Capture_Done : std_logic;
00085
          signal Channel1_Data : std_logic_vector(15 downto 0);
00086
          signal Channel2_Data : std_logic_vector(15 downto 0);
00087
          signal Channel3_Data : std_logic_vector(15 downto 0);
00088
          signal Channel4_Data : std_logic_vector(15 downto 0);
00089
00090
          -- Clock period definitions
00091
         constant clk_period : time := 200ns; -- 5 MHz Clock
00092
00093 BEGIN
00094
00095
           -- Instantiate the Unit Under Test (UUT)
00096
         uut: ADC_Capture PORT MAP (
00097
                 clk => clk,
00098
                 reset => reset,
00099
                 CS => CS,
00100
                 adcRANGE => adcRANGE,
                 adcRESET => adcRESET,
00101
00102
                 adcSTDBY => adcSTDBY,
                 convST => convST,
00103
                 ovrSAMPLE => ovrSAMPLE,
00104
                 refSEL => refSEL,
00105
00106
                 sCLK => sCLK,
                 serSEL => serSEL,
00107
                 doutA => doutA,
00108
00109
                 doutB => doutB.
                 Busy => Busy,
ADC_Capture_Start => ADC_Capture_Start,
00110
00111
                 ADC_Capture_Done => ADC_Capture_Done,
00112
00113
                 Channel1_Data => Channel1_Data,
00114
                 Channel2 Data => Channel2 Data.
                 Channel3_Data => Channel3_Data,
00115
                 Channel4_Data => Channel4_Data
00116
00117
               );
00118
00119
          -- Clock process definitions
00120
         clk_process :process
00121
          begin
00122
               clk <= '0';
               wait for clk_period/2;
clk <= '1';</pre>
00123
00124
```

```
00125
              wait for clk_period/2;
00126
         end process;
00127
00128
00129
         -- Stimulus process
00130
         stim_proc: process
00131
         begin
00132
            -- hold reset state for 100ms.
              reset <= '0';
00133
            wait for 1ms;
reset <= '1';
wait for 35ms;</pre>
00134
00135
00136
                                         -- wait for adcReset
00137
00138
              ADC_Capture_Start <= '1';
               wait for clk_period;
00139
               ADC_Capture_Start <= '0';
00140
              Busy <= '1';
wait for clk_period*2;
Busy <= '0';
doutA <= '1';
00141
00142
00143
00144
00145
00146
00147
               wait for 50us;
               ADC_Capture_Start <= '1';
00148
00149
               wait for clk_period;
               ADC_Capture_Start <= '0';
00150
               Busy <= '1';
00151
00152
               wait for clk_period*2;
00153
               Busy <= '0';
               doutA <= '0';
00154
00155
00156
00157
               wait for 50us;
00158
               ADC_Capture_Start <= '1';
00159
               wait for clk_period;
00160
               ADC_Capture_Start <= '0';
00161
               Busy <= '1';
               wait for clk_period*2;
Busy <= '0';
00162
00163
00164
               doutA <= '1';
00165
00166
00167
00168
00169
00170
00172
            wait for clk_period*1000;
00173
00174
             -- insert stimulus here
00175
00176
            wait;
00177
         end process;
00178
00179 END;
```

ADC_Module.vhd

```
00001 ---
00002 -- Company:
00003 -- Engineer:
00004 --
00005 -- Create Date:
                          19:44:35 01/27/2012
00006 -- Design Name:
00007 -- Module Name:
                          ADC_Module - Behavioral
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 -- Dependencies:
00014 --
00015 -- Revision:
00016 -- Revision 0.01 - File Created
00017 -- Additional Comments:
```

```
00018 --
00019 -----
00020 library IEEE;
00021 use IEEE.STD_LOGIC_1164.ALL;
00022 use IEEE.STD_LOGIC_ARITH.ALL;
00023 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00024
00025 ---- Uncomment the following library declaration if instantiating
00026 ---- any Xilinx primitives in this code.
00027 --library UNISIM;
00028 --use UNISIM.VComponents.all;
00029
00030 use work.ADC_Module_pkg.all;
00031
00032 entity ADC_Module is
00032 energy reserved
                                  : in STD_LOGIC;
              reset
                                    : in STD_LOGIC;
00035
                  -- USB FIFO Signals
00036
                 FIFO_DIN
00037
                                      : out STD_LOGIC_VECTOR (7 downto 0);
                                                                             --Data going into
    FIFO
                FIFO_WR_EN : out STD_LOGIC;
FIFO_WR_CLK : out STD_LOGIC;
FIFO_FULL : in STD_LOGIC;
00038
00039
00040
                                         : in STD_LOGIC;
                 FIFO_ALMOST_FULL : in STD_LOGIC;
FIFO_PROG_FULL : in STD_LOGI
00041
00042
                                   : in STD_LOGIC;
00043
                  -- ADC Serial Communication Signals
00044
                                  : out STD_LOGIC;
                CS
00045
00046
                 sCLK
                                       : out STD_LOGIC;
                                     : in STD_LOGIC;
: in STD_LOGIC;
00047
                 doutA
00048
                  doutB
00049
                 -- ADC Control Signals
00050
                adcRANGE : out STD_LOGIC;
adcRESET : out STD_LOGIC;
00051
                adcRESET
adcSTDBY
00052
                                    : out STD_LOGIC;
: out STD_LOGIC;
: out STD_LOGIC;
: out STD_LOGIC;
00053
                 convStA
convStB
00054
00055
                                      : out STD_LOGIC_VECTOR(2 downto 0);
: out STD_LOGIC;
00056
                  ovrSAMPLE
00057
                 refSEL
                                        : out STD_LOGIC;
00058
                  serSEL
                                     : in STD_LOGIC
00059
                 Busy
00060
                  );
00061 end ADC_Module;
00062
00063 architecture Behavioral of ADC_Module is
00065 signal test_data_counter
                                   : std_logic_vector(15 downto 0) := x"0000";
00066 signal timestamp_counter : std_logic_vector(31 downto 0) := x"000000000";
                                      : STD_LOGIC_VECTOR(5 downto 0);
00068 signal async_flags
00069 signal count
                                         : STD_LOGIC_VECTOR(9 downto 0);
00070
00071 signal start_sig
                                        : STD_LOGIC := '0';
                                     : STD_LOGIC_VECTOR(7 downto 0);
00072 signal data_sig
00073
00074 -----
00075 ----- ADC Module states -----
00076 -----
00077
00078 component ADC_Module_states
                                   : in STD_LOGIC;
00079 Port ( clk
              :lk
rst_n
ADC_Module_start
00080
                                       : in STD_LOGIC;
: in STD_LOGIC;
motion

00082 FIFO_Full_Flag

00083 count

00084 asvnc_flage
                                                                  --start S.M. into
                                           : in STD_LOGIC;
                                        : in STD_LOGIC_VECTOR(9 downto 0);
: out STD_LOGIC_VECTOR(5 downto 0) --flags to enable
               async_flags
functions 00085
                );
00086 end component;
00087
00088 -----
00089 ----- ADC_Capture ------
00090 -----
```

```
: STD_LOGIC_VECTOR(15 downto 0);
: STD_LOGIC_VECTOR(15 downto 0);
: STD_LOGIC_VECTOR(15 downto 0);
00094 signal ADC_Channel3_Data
00095 signal ADC_Channel4_Data
                                                 : STD_LOGIC_VECTOR(15 downto 0);
: STD_LOGIC_VECTOR(15 downto 0);
00096 signal ADC_Channel5_Data
00097 signal ADC_Channel6_Data
                                                 : STD_LOGIC_VECTOR(15 downto 0);
: STD_LOGIC_VECTOR(15 downto 0);
00098 signal ADC_Channel7_Data
00099 signal ADC_Channel8_Data
00100
00101 component ADC_Capture
                                              : in STD_LOGIC;
00102
         Port ( clk
                                              : in STD_LOGIC;
00103
                    reset
00104
                       CS
                                                    : out STD LOGIC;
                                                  : out STD_LOGIC;
                        adcRANGE
00105
                                                  : out STD_LOGIC;
: out STD_LOGIC;
                        adcRESET
00106
00107
                        adcSTDBY
                                                  : out STD_LOGIC;
: out STD_LOGIC;
00108
                        convStA
00109
                        convStB
                                                     : out STD_LOGIC_VECTOR(2 downto 0);
: out STD_LOGIC;
                       ovrSAMPLE
00110
00111
                        refSEL
00112
                       sCLK
                                                  : out STD_LOGIC;
                                                    : out STD_LOGIC;
00113
                        serSEL
                                                      : in STD_LOGIC;
00114
                        doutA
00115
                        doutB
                                                       : in STD_LOGIC;
                       Busy
                                                   : in STD_LOGIC;
00116
00117
                       ADC_Capture_Start : in STD_LOGIC;
00118
00119
                        ADC_Capture_Done : out STD_LOGIC;
                       ADC_Capture_Done : out STD_LOGIC;
Channel1_Data : out STD_LOGIC_VECTOR(15 downto 0);
Channel2_Data : out STD_LOGIC_VECTOR(15 downto 0);
Channel3_Data : out STD_LOGIC_VECTOR(15 downto 0);
Channel4_Data : out STD_LOGIC_VECTOR(15 downto 0);
Channel6_Data : out STD_LOGIC_VECTOR(15 downto 0);
Channel6_Data : out STD_LOGIC_VECTOR(15 downto 0);
Channel7_Data : out STD_LOGIC_VECTOR(15 downto 0);
Channel8_Data : out STD_LOGIC_VECTOR(15 downto 0);
00120
00121
00122
00123
00124
00125
00126
00127
00128
00129 end component;
00130
00131 ----
00132 ------ Clock_Divider ------
00133 -----
00135 signal Clock_Divider_200ns : STD_LOGIC;
00136 signal ADC_divide_count : STD_LOGIC_VECTOR(7 downto 0);
00137
00138 component Clock_Divider
00139 Port (clk_in : in STD_LOGIC; 00140 reset : in STD_LOGIC;
                    reset : in STD_LOGIC;
                       divide_count : in STD_LOGIC_VECTOR(7 downto 0);
00141
00142
                    clk_out : out STD_LOGIC);
00143 end component;
00144
00145
00146
00147 begin
00148
00149 FIFO WR CLK <= clk:
00150
00151 -- FIFO_WR_EN
00152 process(clk, reset)
00153 begin
00154 if reset = '0' then
00155
               FIFO_WR_EN <= '0';
        elsif rising_edge(clk) then
00156
           if async_flags(SET_WR_EN_FLAG) = '1' then
    FIFO_WR_EN <= '1';</pre>
00157
00158
                else
00159
                   FIFO_WR_EN <= '0';
00160
               end if;
00161
           end if:
00162
00163 end process;
00164
00165 -- FIFO DIN
00166 process(clk, reset)
00167 begin
00168 if reset = '0' then
00169
               FIFO_DIN <= x"FF";
00170
           elsif rising_edge(clk) and async_flags(SET_DATA_FLAG) = '1' then
          case count is
   when "00" & x"00" => FIFO_DIN <= x"A5";</pre>
00171
00172
```

```
00173
                   when "00" & x"01" =>
                                                 FIFO DIN <= x"5A";
                   when "00" & x"02" =>
00174
                                                  FIFO_DIN <= timestamp_counter(7 downto 0);</pre>
                   when "00" & x"03" =>
00175
                                                  FIFO_DIN <= timestamp_counter(15 downto 8)
00176
                   when "00" & x"04" =>
                                                 FIFO DIN <= timestamp counter(23 downto 16
      );
00177
                   when "00" & x"05" =>
                                                 FIFO DIN <= timestamp counter(31 downto 24
     );
00178
00179
                   --channel 1 data
                   when "00" & x"06" =>
00180
                                                 FTFO DIN <= x"01":
                   when "00" & x"07" =>
                                                 FIFO_DIN <= ADC_Channell_Data(7 downto 0);
00181
                   when "00" & x"08" =>
00182
                                                 FIFO_DIN <= ADC_Channel1_Data(15 downto 8)
00183
00184
                   --channel 2 data
                   when "00" & x"09" =>
when "00" & x"0A" =>
00185
                                                 FIFO_DIN <= x"02";
                                                 FIFO_DIN <= ADC_Channel2_Data(7 downto 0);</pre>
00186
                   when "00" & x"0B" =>
00187
                                                 FIFO_DIN <= ADC_Channel2_Data(15 downto 8)</pre>
00188
                   --channel 3 data when "00" & x"0C" => when "00" & x"0D" =>
00189
                                                 FIFO DIN <= x"03";
00190
                                                 FIFO_DIN <= ADC_Channel3_Data(7 downto 0);</pre>
00191
                   when "00" & x"0E" =>
                                                 FIFO_DIN <= ADC_Channel3_Data(15 downto 8)</pre>
00192
00193
00194
                   --channel 4 data
                   when "00" & x"0F" => when "00" & x"10" =>
00195
                                                 FIFO_DIN <= x"04";
00196
                                                 FIFO_DIN <= ADC_Channel4_Data(7 downto 0);</pre>
                   when "00" & x"11" =>
00197
                                                 FIFO_DIN <= ADC_Channel4_Data(15 downto 8)
00198
00199
                   --channel 5 data
                   when "00" & x"12" => when "00" & x"13" =>
00200
                                                 FIFO_DIN <= x"05";
00201
                                                 FIFO_DIN <= ADC_Channel5_Data(7 downto 0);</pre>
00202
                   when "00" & x"14" =>
                                                 FIFO_DIN <= ADC_Channel5_Data(15 downto 8)
00203
00204
                   --channel 6 data
00205
                   when "00" & x"15" =>
                                                 FIFO_DIN <= x"06";
                   when "00" & x"16" =>
00206
                                                  FIFO_DIN <= ADC_Channel6_Data(7 downto 0);</pre>
                   when "00" & x"17" =>
                                                 FIFO_DIN <= ADC_Channel6_Data(15 downto 8)
00207
00208
00209
                   --channel 7 data
00210
                   when "00" & x"18" =>
                                                 FIFO_DIN <= x"07";
                   when "00" & x"19" =>
                                                  FIFO_DIN <= ADC_Channel7_Data(7 downto 0);</pre>
00211
                   when "00" & x"1A" =>
                                                 FIFO_DIN <= ADC_Channel7_Data(15 downto 8)
00212
     ;
00213
00214
                    -channel 8 data
                  when "00" & x"1B" =>
00215
                                                 FIFO_DIN <= x"08";
00216
                   when "00" & x"1C" =>
                                                 FIFO_DIN <= ADC_Channel8_Data(7 downto 0);</pre>
00217
                   when "00" & x"1D" =>
                                                 FIFO_DIN <= ADC_Channel8_Data(15 downto 8)
00218
00219
                   --when "00" & x"0F" =>
                                                 FIFO_DIN <= x"FF";
                  when "00" & x"1F" =>
00220
                                                 FIFO DIN <= x"FF";
                  when OTHERS =>
                                                 FIFO_DIN <= data_sig;
00221
              end case:
00222
         end if;
00223
00224 end process;
00225
00226 -- test_data_counter
00227 process(clk, reset)
00228 begin
00229
         if reset = '0' then
              test_data_counter <= (others => '0');
00230
               start_sig <= '0';</pre>
00231
               data_sig <= x"00";
00232
00233
         elsif rising_edge(clk) then
              if test_data_counter = x"044C" and FIFO_PROG_FULL = '0' then
00234
                   test_data_counter <= (others => '0');
00235
                   start_sig <= '1';
00236
00237
                   data_sig <= data_sig + 1;</pre>
               elsif test_data_counter = x"044C" then
   test_data_counter <= (others => '0');
00238
00239
00240
                   data_sig <= data_sig + 1;</pre>
```

```
00241
            elsif test data counter = x"000A" then
              test_data_counter <= test_data_counter + 1;</pre>
00242
               start_sig <= '0';
00243
00244
            else
00245
              test_data_counter <= test_data_counter + 1;</pre>
00246
           end if;
00247
00248
      end if:
00249 end process;
00250
00251 -- timestamp_counter
00252 process(clk, reset)
00253 begin
00254 if reset = '0' then
          timestamp_counter <= (others => '0');
00255
      elsif rising_edge(clk) then
    timestamp_counter <= timestamp_counter + 1;
end if;</pre>
00256
00257
00258
00259 end process;
00260
00261
00262 -----
00263 ----- Clock_Divider -----
00264 -----
00265 ADC_divide_count <= x"04";
00266
00267 CLK_200ns : Clock_Divider
00268 port map(
00269 clk_in
                                      => clk,
00270
        reset
                                       => reset,
       divide_count
00271
                                    => ADC_divide_count,
00272
        clk_out
                                         => Clock_Divider_200ns
00273
00274
00275 -----
00276 ----- ADC_Capture ------
00277 -----
00279 AD7606_4 : ADC_Capture
00280 port map(
                                     => Clock_Divider_200ns,
00281 clk
00282
        reset
                                    => reset,
                                         => CS,
       CS
00283
       adcRANGE
                                        => adcRANGE,
00284
                                       => adcRESET,
=> adcSTDBY,
00285
       adcRESET
00286
        adcSTDBY
                                     => convStA,
       convStA
                                      => convStB,
00288
        convStB
00289
        ovrSAMPLE
                                    => ovrSAMPLE,
00290
        refSEL
                                      => refSEL,
00291
        sCLK
                                        => sCLK,
00292
        serSEL
                                      => serSEL,
00293
        doutA
                                       => doutA,
00294
        doutB
                                       => doutB,
00295
        Busy
                                        => Busy,
00296
00297
        ADC_Capture_Start
                                   => start sig,
00298
        ADC_Capture_Done
                                    => ADC_Capture_Done,
                                       => ADC_Channel1_Data,
00299
        Channell Data
                                       => ADC_Channel2_Data,
=> ADC_Channel3_Data,
00300
        Channel2_Data
Channel3_Data
00301
                                       => ADC_Channel4_Data,
00302
        Channel4_Data
                                       => ADC_Channel5_Data,
00303
        Channel5 Data
                                       => ADC_Channel6_Data,
=> ADC_Channel7_Data,
00304
        Channel6_Data
00305
        Channel7 Data
                                       => ADC_Channel8_Data
        Channel8_Data
00306
00307
        );
00308
00309 -----
00310 ----- ADC_Module_states -----
00311 -----
00312
00313 states : ADC_Module_states
00314 port map(
00315
        clk
                                     => clk,
00316
        rst_n
                                   => reset,
00317
        ADC_Module_start
                                    => ADC_Capture_Done,
       FIFO_Full_Flag
                                     => FIFO_PROG_FULL,
00318
00319
        count
                                       => count.
```

```
async_flags
00320
                                     => async_flags
00321
        );
00322
00323 --
00324 ----- Counter -----
00325 -----
00326
00327 -- count.
00328 process(clk, reset)
00329 begin
      if reset = '0' then
00330
           count <= (others => '0');
00331
     elsif rising_edge(clk) then
00332
       if async_flags(INC_COUNT_FLAG) = '1' then
00333
00334
              count <= count + 1;</pre>
           elsif async_flags(IDLE_FLAG) = '1' then
00335
              count <= "00" & x"00";
00336
        end if;
00337
       end if;
00338
00339 end process;
00340
00341
00342 end Behavioral;
00343
```

ADC_Module_main_states.vhd

```
00002 -- Company:
00003 -- Engineer:
00005 -- Create Date:
00006 -- Design Name:
00007 -- Module Name:
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 --
00014 --
00015 -- Dependencies:
00016 --
00017 -- Revision:
00018 --
00019 -- Additional Comments:
00020 --
00021 -----
00022 library IEEE;
00023 use IEEE.STD_LOGIC_1164.ALL;
00024 use IEEE.numeric_std.all;
00025 --use IEEE.STD_LOGIC_ARITH.ALL;
00026 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00027
00028 use work.ADC_Module_pkg.all;
00029
00030 ---- Uncomment the following library declaration if instantiating
00031 --- any Xilinx primitives in this code.
00032 library UNISIM;
00033 use UNISIM. VComponents.all;
00034
00035 entity ADC_Module_states is
00036 Port ( clk
                                          : in STD_LOGIC;
                                           : in STD_LOGIC;
00037
00038
                 ADC_Module_start
                                            : in STD_LOGIC;
                                                                         --start S.M. into
     motion
00039
                FIFO_Full_Flag
                                              : in STD_LOGIC;
                                               : in STD_LOGIC_VECTOR(9 downto 0);
00040
                count
                                             : out STD_LOGIC_VECTOR(5 downto 0) --flags to enable
00041
                 async_flags
     functions
00042
00043 end ADC_Module_states;
00044
00045 architecture Behavioral of ADC_Module_states is
00046
```

```
00047
              --Control signals
00048
00049 signal curr_state : std_logic_vector(7 downto 0) := IDLE; -- FSM current state 00050 signal next_state : std_logic_vector(7 downto 0) := IDLE; -- FSM next state
00050 signal next_state
00051
00052 begin
00053 -----
           -- synchronous part of state machine here
00054
00055 data_in_latch: process(clk, rst_n)
00056 begin
       if rst_n = '0' then
00057
00058
             curr state <= (others => '0');
00059 elsif rising_edge(clk) then
00060
         curr_state <= next_state;
       end if;
00061
00062 end process;
00063
              -- async part of state machine to set function flags
00064
00065 ADC_Module_state: process(rst_n, curr_state)
00066 begin
       if rst_n = '0' then
00067
00068
              async_flags <= (others => '0');
00069
00070
              async_flags <= (others => '0');
00071
              case curr_state is
00072
                 when IDLE =>
00073
                     async_flags(IDLE_FLAG) <= '1';
                                                                -- init
00074
00075
00076
                  when FIFO_WR_2 =>
00077
                     async_flags(SET_WR_EN_FLAG) <= '1';</pre>
                      async_flags(SET_DATA_FLAG) <= '1';</pre>
00078
00079
                      async_flags(INC_COUNT_FLAG) <= '1';</pre>
08000
00081
00082
                  when FINISH =>
00083
                     async_flags(DONE_FLAG) <= '1';</pre>
                                                                -- done flag
00084
                  when others =>
00085
                     async_flags <= (others => '0');
00086
              end case;
00087
         end if;
00088 end process;
             -- ADC_Module state machine
00090
00091 ADC_Module_asynch_state: process(rst_n, curr_state,
      ADC_Module_start, count, FIFO_Full_Flag)
00092 begin
00093
        if rst_n = '0' then
00094
             next_state <= (others => '0');
00095
00096
             case curr_state is
00097
              when IDLE =>
                      --if Synch_Slave_FIFO_start = '1' and FlagA = '1' then
00098
00099
                      if ADC_Module_start = '1' then
00100
                          next_state <= FIFO_WR_1;</pre>
00101
                      else
00102
                          next state <= IDLE:
                      end if;
00103
00104
00105
                  when FIFO WR 1 =>
                      if FIFO_Full_Flag = '0' then -- mapped to prog_full - 32256
00106
                          next_state <= FIFO_WR_2;</pre>
00107
00108
                      else
00109
                          next_state <= FIFO_WR_1;</pre>
                      end if;
00110
                  when FIFO_WR_2 \Rightarrow
00111
                      if count = 31 then
00112
00113
                          next_state <= FINISH;</pre>
00114
                       else
00115
                          next state <= FIFO WR 2;
                      end if:
00116
00117
00118
                  when FINISH =>
00119
                         next_state <= IDLE;</pre>
00120
00121
                  when OTHERS =>
00122
                      next_state <= IDLE;</pre>
00123
              end case;
00124
       end if;
```

```
00125 end process;
00126
00127
00128 end Behavioral;
00129
```

ADC_Module_pkg.vhd

```
00001 -----
00002 -- Company:
00003 -- Engineer:
00004 --
00005 -- Create Date:
00006 -- Design Name:
00007 -- Module Name:
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 --
00014 --
00015 -- Dependencies:
00016 --
00017 -- Revision:
00019 -- Additional Comments:
00022 library IEEE;
00023 use IEEE.STD_LOGIC_1164.ALL;
00024 use IEEE.numeric_std.all;
00025 --use IEEE.STD_LOGIC_ARITH.ALL;
00026 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00028 package ADC_Module_pkg is
00029
00030
00031 constant IDLE
                                                          : STD_LOGIC_VECTOR(7 downto 0) := x"00";
00032
00033 constant FIFO_WR_1
                                                     : STD_LOGIC_VECTOR(7 downto 0) := x"10";
00034 constant FIFO_WR_2
                                                     : STD_LOGIC_VECTOR(7 downto 0) := x"11";
00035
00036
00037
00038
00039
                                                        : STD_LOGIC_VECTOR(7 downto 0) := x"FF";
00040 constant FINISH
00041
00042
00043
                                                     : integer := 0;
00044 constant IDLE_FLAG
00045
00046 constant SET_WR_EN_FLAG
                                                        : integer := 1;
00047 constant SET_DATA_FLAG
                                                     : integer := 2;
                                                     : integer := 3;
00048 --constant SET_PKTEND_FLAG
00049 constant INC_COUNT_FLAG
                                                        : integer := 4;
00050
00051 constant DONE_FLAG
                                                     : integer := 5;
00052
00053
00054
00055 end ADC_Module_pkg;
00056
00057 package body ADC_Module_pkg is
00058
00059 end ADC_Module_pkg;
00060
00061
```

Arbiter.vhd

```
00001 ----
00002 -- Company:
00002 -- Engineer:
00004 --
00005 -- Create Date:
                      19:44:35 01/27/2012
00006 -- Design Name:
00007 -- Module Name:
                      Arbiter - Behavioral
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 -- Dependencies:
00014 --
00015 -- Revision:
00016 -- Revision 0.01 - File Created
00017 -- Additional Comments:
00018 --
00019 ----
00020 library IEEE;
00021 use IEEE.STD_LOGIC_1164.ALL;
00022 use IEEE.STD_LOGIC_ARITH.ALL;
00023 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00025 ---- Uncomment the following library declaration if instantiating
00026 ---- any Xilinx primitives in this code.
00027 -- library UNISIM;
00028 --use UNISIM.VComponents.all;
00029
00030 use work.Arbiter_pkg.all;
00031
00032 entity Arbiter is
00033 Port ( clk
                                         : in STD_LOGIC;
                                         : in STD_LOGIC;
00034
               reset
                                            : in STD_LOGIC_VECTOR(7 downto 0);
: in STD_LOGIC;
00035
                   Bus_Request
00036
                   Bus_Busy
00037
00038
                   Bus_Grant
                                               : out STD_LOGIC_VECTOR(7 downto 0)
00039
                   );
00040 end Arbiter;
00041
00042 architecture Behavioral of Arbiter is
00043
                                      : STD_LOGIC_VECTOR(3 downto 0);
00044 signal async_flags
00045 signal count
                                           : STD_LOGIC_VECTOR(7 downto 0);
00046
00047 ---
00048 ------ Arbiter_states ------
00049 -----
00050
00051 component Arbiter_states
00052 Port ( clk
                                         : in STD_LOGIC;
                rst n
                                          : in STD_LOGIC;
00053
                                              : in STD_LOGIC_VECTOR(7 downto 0);
00054
                 count
                                             : in STD_LOGIC_VECTOR(7 downto 0);
                Bus_Request
00055
                                                : in STD_LOGIC;
00056
                Bus Busy
                                            : out STD_LOGIC_VECTOR(3 downto 0) --flags to enable
00057
                async_flags
functions 00058
00059 end component;
00060
00061
00062 begin
00063
00064 -- count
00065 process(clk, reset)
00066 begin
00067
      if reset = '0' then
00068
             Bus_Grant <= (others => '0');
00069
        elsif rising_edge(clk) then
         if async_flags(SET_BG_FLAG) = '1' then
00070
              if Bus_Request(0) = '1' then
Bus_Grant(0) <= '1';
00071
00072
00073
                elsif Bus_Request(1) = '1' then
    Bus_Grant(1) <= '1';</pre>
00074
00075
                 elsif Bus_Request(2) = '1' then
```

```
Bus_Grant(2) <= '1';
elsif Bus_Request(3) = '1' then</pre>
00076
00077
                    Bus_Grant(3) <= '1';
00078
                 elsif Bus_Request(4) = '1' then
00079
                 Bus_Grant(4) <= '1';
elsif Bus_Request(5) = '1' then
00080
00081
00082
                    Bus_Grant(5) <= '1';
                 elsif Bus_Request(6) = '1' then
00083
                Bus_Grant(6) <= '1';
elsif Bus_Request(7) = '1' then
Bus_Grant(7) <= '1';
and if:
00084
00085
00086
00087
00088
          elsif async_flags(CLEAR_BG_FLAG) = '1' then
    Bus_Grant <= (others => '0');
end if;
00089
00090
      end if;
00091
00092
00093 end process;
00094
00095 -----
00096 ----- Arbiter_states -----
00097 -----
00098
00099 states : Arbiter_states
00100 port map(
00101
        clk
                                         => clk,
00102
         rst_n
                                       => reset,
00103
         count
                                         => count,
00104
        Bus_Request
                                         => Bus_Request,
00105
         Bus_Busy
                                               => Bus_Busy,
      async_flags
);
00106
                                        => async_flags
00107
00108
00109 -----
00110 ----- Counter -----
00111 -----
00112
00113 -- count
00114 process(clk, reset)
00115 begin
00116 if reset = '0' then
00117
            count <= (others => '0');
      elsif rising_edge(clk) then
00119 if async_flags(INC_COUNT_FLAG) = '1' then
00120 count <= count :
00118
           elsif async_flags(IDLE_FLAG) = '1' then
00121
              count <= x"00";
00123
            end if;
00124
         end if;
00125 end process;
00126
00128 end Behavioral;
00129
```

Arbiter_main_states.vhd

```
00001 -----
00002 -- Company:
00003 -- Engineer:
00004 --
00005 -- Create Date:
00006 -- Design Name:
00007 -- Module Name:
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 --
00014 --
00015 -- Dependencies:
00016 --
00017 -- Revision:
00018 --
```

```
00019 -- Additional Comments:
00020 --
00021 ----
00022 library IEEE;
00023 use IEEE.STD_LOGIC_1164.ALL;
00024 use IEEE.numeric_std.all;
00025 --use IEEE.STD_LOGIC_ARITH.ALL;
00026 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00027
00028 use work. Arbiter pkg.all:
00029
00030 ---- Uncomment the following library declaration if instantiating
00031 ---- any Xilinx primitives in this code. 00032 library UNISIM;
00033 use UNISIM. VComponents.all;
00034
00035 entity Arbiter_states is
                                           : in STD_LOGIC;
00036 Port ( clk
00037
                  rst n
                                             : in STD_LOGIC;
                                                  : in STD_LOGIC_VECTOR(7 downto 0);
00038
                  count
00039
                  Bus_Request
                                                : in STD_LOGIC_VECTOR(7 downto 0);
00040
                  Bus_Busy
                                                   : in STD_LOGIC;
                                               : out STD_LOGIC_VECTOR(3 downto 0) --flags to enable
00041
   functions );
                  async_flags
00042
00043 end Arbiter_states;
00044
00045 architecture Behavioral of Arbiter_states is
00046
00047
              --Control signals
00048
00049 signal curr_state : std_logic_vector(7 downto 0) := IDLE; -- FSM current state 00050 signal next_state : std_logic_vector(7 downto 0) := IDLE; -- FSM next state
00051
00052 begin
00053 -----
00054
            -- synchronous part of state machine here
00055 data_in_latch: process(clk, rst_n)
00056 begin
00057 if rst_n = '0' then
             curr_state <= IDLE;
00059 elsif rising_edge(clk) then
00060 curr_state <= next_state;
00061 end if;
00062 end process;
00063
             -- async part of state machine to set function flags
00065 Arbiter_state: process(rst_n, curr_state)
00066 begin
         if rst_n = '0' then
00067
             async_flags <= (others => '0');
00068
00069
         else
00070
             async_flags <= (others => '0');
00071
              case curr state is
00072
00073
                  when IDLE =>
                     async_flags(IDLE_FLAG) <= '1';</pre>
00074
00075
00076
                  when SET BUS GRANT =>
00077
                     async_flags(SET_BG_FLAG) <= '1';</pre>
00078
00079
                  when WATT1 =>
08000
                      async_flags(INC_COUNT_FLAG) <= '1';</pre>
00081
                  when CLEAR_BUS_GRANT =>
00082
                     async_flags(CLEAR_BG_FLAG) <= '1';</pre>
00083
00084
00085
                  when others =>
                      async_flags <= (others => '0');
00086
00087
             end case;
        end if;
00088
00089 end process;
00092 Arbiter_asynch_state: process(rst_n, curr_state,
     Bus_Request, Bus_Busy, count)
00093 begin
00094 if rst_n = '0' then
00095
             next_state <= IDLE;</pre>
```

```
00096
         else
00097
              case curr_state is
00098
00099
                   when IDLE =>
00100
                      if Bus_Request /= 0 then
00101
                           next_state <= SET_BUS_GRANT;</pre>
00102
                       else
00103
                         next state <= IDLE;</pre>
                       end if;
00104
00105
                  when SET_BUS_GRANT =>
00106
00107
                      next_state <= WAIT1;</pre>
00108
                   when WAIT1 =>
00109
                      if count = 3 then
00110
                          next_state <= CLEAR_BUS_GRANT;</pre>
00111
00112
00113
                          next_state <= WAIT1;</pre>
                       end if;
00114
00115
                  when CLEAR_BUS_GRANT =>
00116
                       next_state <= WAIT_FOR_BUSY;</pre>
00117
00118
                   when WAIT_FOR_BUSY =>
00119
                     if Bus_Busy = '0' then
00120
00121
                           next_state <= IDLE;</pre>
00122
00123
                           next_state <= WAIT_FOR_BUSY;</pre>
00124
                       end if;
00125
00126
00127
                  when OTHERS =>
00128
                      next_state <= IDLE;</pre>
00129
              end case;
00130
       end if;
00131 end process;
00132
00133
00134 end Behavioral;
00135
```

Arbiter_pkg.vhd

```
00001 ----
00002 -- Company:
00003 -- Engineer:
                      KDB
00004 --
00005 -- Create Date:
00006 -- Design Name:
00007 -- Module Name:
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 --
00014 --
00015 -- Dependencies:
00016 --
00017 -- Revision:
00018 --
00019 -- Additional Comments:
00020 --
00021 ----
00022 library IEEE;
00023 use IEEE.STD_LOGIC_1164.ALL;
00024 use IEEE.numeric_std.all;
00025 --use IEEE.STD_LOGIC_ARITH.ALL;
00026 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00027
00028 package Arbiter_pkg is
00029
00030
00031 constant IDLE
                                                     : STD_LOGIC_VECTOR(7 downto 0) := x"00";
00032
```

```
00033 constant SET BUS GRANT
                                              : STD LOGIC VECTOR(7 downto 0) := x"01";
                                                  : STD_LOGIC_VECTOR(7 downto 0) := x"02";
00034 constant WAIT1
                                           : STD_LOGIC_VECTOR(7 downto 0) := x"03";
00035 constant CLEAR_BUS_GRANT
00036 constant WAIT_FOR_BUSY
                                              : STD_LOGIC_VECTOR(7 downto 0) := x"04";
00037
00038
00039 constant INC_COUNT_FLAG
                                                : integer := 0;
00040 constant SET BG FLAG
                                               : integer := 1;
00041 constant CLEAR_BG_FLAG
                                            : integer := 2;
: integer := 3;
00042 constant IDLE_FLAG
00043
00044
00045
00046
00047
00048
00049 end Arbiter_pkg;
00050
00051 package body Arbiter_pkg is
00052
00053 end Arbiter_pkg;
00054
00055
```

Arbiter_tb.vhd

```
00002 -- Company:
00003 -- Engineer:
00004 --
00005 -- Create Date: 17:07:59 05/11/2012
00006 -- Design Name:
00007 -- Module Name: C:/Users/Kyle/Desktop/SVN_Thesis/FPGA Code/Data_Acq_and_Stim_Ver_0.5/Arbiter_tb.vhd
00008 -- Project Name: Data_Acq_and_Stim_Ver_0.5
00009 -- Target Device:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 -- VHDL Test Bench Created by ISE for module: Arbiter
00014 --
00015 -- Dependencies:
00016 --
00017 -- Revision:
00018 -- Revision 0.01 - File Created
00019 -- Additional Comments:
00020 --
00021 -- Notes:
00022 -- This testbench has been automatically generated using types std_logic and
00023 -- std_logic_vector for the ports of the unit under test. Xilinx recommends
00024 -- that these types always be used for the top-level I/O of a design in order
00025 -- to guarantee that the testbench will bind correctly to the post-implementation
00026 -- simulation model.
00027 -----
00028 LIBRARY ieee:
00029 USE ieee.std_logic_1164.ALL;
00030 USE ieee.std_logic_unsigned.all;
00031 USE ieee.numeric_std.ALL;
00032
00033 ENTITY Arbiter_tb IS
00034 END Arbiter_tb;
00035
00036 ARCHITECTURE behavior OF Arbiter_tb IS
00037
00038
         -- Component Declaration for the Unit Under Test (UUT)
00039
00040
         COMPONENT Arbiter
         PORT (
00041
00042
              clk : IN std_logic;
00043
               reset : IN std_logic;
00044
               Bus_Request : IN std_logic_vector(7 downto 0);
00045
               Bus_Busy : IN std_logic;
00046
              Bus_Grant : OUT std_logic_vector(7 downto 0)
00047
00048
         END COMPONENT;
00049
```

```
00050
00051
         --Inputs
00052
         signal clk : std_logic := '0';
         signal reset : std_logic := '0';
00053
         signal Bus_Request : std_logic_vector(7 downto 0) := (others => '0'); signal Bus_Busy : std_logic := '0';
00054
00055
00056
00057
          --Outputs
00058
         signal Bus_Grant : std_logic_vector(7 downto 0);
00059
00060
         -- Clock period definitions
00061
         constant clk_period : time := 20us;
00062
00063 BEGIN
00064
          -- Instantiate the Unit Under Test (UUT)
00065
00066
         uut: Arbiter PORT MAP (
00067
                 clk => clk,
                 reset => reset,
00068
00069
                 Bus_Request => Bus_Request,
                 Bus_Busy => Bus_Busy,
00070
                Bus_Grant => Bus_Grant
00071
00072
              );
00073
00074
         -- Clock process definitions
00075
         clk_process :process
00076
         begin
              clk <= '0';
00077
00078
              wait for clk_period/2;
00079
              clk <= '1';
08000
              wait for clk_period/2;
00081
         end process;
00082
00083
00084
         -- Stimulus process
00085
         stim_proc: process
00086
00087
             -- hold reset state for 100ms.
00088
              Bus_Request <= x"00";</pre>
               Bus_Busy <= '0';
00089
              reset <= '0';
00090
00091
            wait for 100ns;
00092
              reset <= '1';
00093
            wait for clk_period*5;
00094
00095
               Bus_Request(0) <= '1';</pre>
00096
               Bus_Request(5) <= '1';
00097
               wait for clk_period*3;
00098
               Bus_Request(0) <= '0';</pre>
               Bus_Busy <= '1';
00099
               wait for clk_period*10;
00100
               Bus_Busy <= '0';
00101
00102
00103
              wait for clk_period*10;
00104
               --Bus_Request(5) <= '1';
00105
00106
               wait for clk_period*3;
              Bus_Request (5) <= '0';
Bus_Busy <= '1';
00107
00108
              wait for clk_period*10;
Bus_Busy <= '0';
00109
00110
00111
00112
            -- insert stimulus here
00113
00114
            wait;
00115
         end process;
00116
00117 END;
```

Clock_Divider.vhd

```
00001 ------
00002 -- Company:
00003 -- Engineer:
00004 --
```

```
00005 -- Create Date:
                         13:29:16 02/10/2012
00006 -- Design Name:
00007 -- Module Name:
                         Clock Divider - Behavioral
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 -- Dependencies:
00014 --
00015 -- Revision:
00016 -- Revision 0.01 - File Created
00017 -- Additional Comments:
00018 --
00019 -----
00020 library IEEE;
00021 use IEEE.STD_LOGIC_1164.ALL;
00022 use IEEE.STD_LOGIC_ARITH.ALL;
00023 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00025 ---- Uncomment the following library declaration if instantiating
00026 ---- any Xilinx primitives in this code.
00027 --library UNISIM;
00028 --use UNISIM.VComponents.all;
00029
00030 entity Clock_Divider is
00031
      Port ( clk_in : in STD_LOGIC;
00032
                reset : in STD_LOGIC;
00033
                  divide_count : in STD_LOGIC_VECTOR(7 downto 0);
00034
                clk_out : out STD_LOGIC);
00035 end Clock_Divider;
00036
00037 architecture Behavioral of Clock_Divider is
00038
00039 signal clk_div_count : STD_LOGIC_VECTOR(7 downto 0) := x"00";
00040 signal clk_out_sig : STD_LOGIC := '0';
00041
00042 begin
00043
00044 clk_out <= clk_out_sig;
00046 -- convST
00047 process(clk_in, reset)
00048 begin
00049 if reset = '0' then
00050
             clk_out_sig <= '0';
             clk_div_count <= (others => '0');
        elsif rising_edge(clk_in) then
00052
00053
            if clk_div_count = divide_count then
                 clk_div_count <= (others => '0');
00054
                 clk_out_sig <= not clk_out_sig;</pre>
00055
00056
             else
00057
                 clk_div_count <= clk_div_count + 1;</pre>
00058
             end if;
00059
         end if;
00060 end process;
00061
00062
00063 end Behavioral;
00064
```

Clock_Divider_tb.vhd

```
00001 ------
00002 -- Company:
00003 -- Engineer:
00004 --
00005 -- Create Date: 13:36:11 02/10/2012
00006 -- Design Name:
00007 -- Module Name: C:/Users/Kyle/Desktop/Thesis/2-10-12/Cypress Compatible FPGA Code/Data_Acq_8Channel_ADC_Test/Clock_Divider_tb.vhd
00008 -- Project Name: Data_Acq_8Channel_ADC_Test
00009 -- Target Device:
00010 -- Tool versions:
00011 -- Description:
```

```
00012 --
00013 -- VHDL Test Bench Created by ISE for module: Clock_Divider
00014 --
00015 -- Dependencies:
00016 --
00017 -- Revision:
00018 -- Revision 0.01 - File Created
00019 -- Additional Comments:
00020 --
00021 -- Notes:
00022 -- This testbench has been automatically generated using types std_logic and
00023 -- std_logic_vector for the ports of the unit under test. Xilinx recommends
00024 -- that these types always be used for the top-level I/O of a design in order
00025 -- to guarantee that the testbench will bind correctly to the post-implementation
00026 -- simulation model.
00027 -----
00028 LIBRARY ieee;
00029 USE ieee.std_logic_1164.ALL;
00030 USE ieee.std_logic_unsigned.all;
00031 USE ieee.numeric_std.ALL;
00032
00033 ENTITY Clock_Divider_tb IS
00034 END Clock_Divider_tb;
00035
00036 ARCHITECTURE behavior OF Clock_Divider_tb IS
00037
00038
          -- Component Declaration for the Unit Under Test (UUT)
00039
00040
          COMPONENT Clock_Divider
00041
00042
               clk_in : IN std_logic;
00043
               reset : IN std_logic;
00044
               clk_out : OUT std_logic
00045
00046
          END COMPONENT;
00047
00048
00049
         --Inputs
00050
         signal clk_in : std_logic := '0';
00051
         signal reset : std_logic := '0';
00052
00053
          --Outputs
00054
         signal clk_out : std_logic;
00055
00056
         -- Clock period definitions
00057
        constant clk_in_period : time := 20ns;
00058
        -- constant clk_out_period : time := lus;
00059
00060 BEGIN
00061
00062
          -- Instantiate the Unit Under Test (UUT)
         uut: Clock_Divider PORT MAP (
00063
00064
              clk_in => clk_in,
00065
                reset => reset,
00066
               clk_out => clk_out
00067
             );
00068
00069
         -- Clock process definitions
         clk_in_process :process
00070
00071
         begin
00072
             clk_in <= '0';
             wait for clk_in_period/2;
clk_in <= '1';</pre>
00073
00074
             wait for clk_in_period/2;
00075
00076
         end process;
00077
00078
00079
08000
00081
         -- Stimulus process
00082
         stim_proc: process
00083
         begin
00084
           -- hold reset state for 100ms.
             reset <= '0';
00085
00086
           wait for 1ms;
00087
             reset <= '1';
00088
00089
           wait for clk_in_period*100;
00090
```

```
00091 -- insert stimulus here
00092
00093 wait;
00094 end process;
00095
00096 END;
```

Command Handler.vhd

```
00002 -- Company:
00003 -- Engineer:
00004 --
00005 -- Create Date:
                         19:44:35 01/27/2012
00006 -- Design Name:
00007 -- Module Name:
                         ADC_Module - Behavioral
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 -- Dependencies:
00015 -- Revision:
00016 -- Revision 0.01 - File Created
00017 -- Additional Comments:
00019 ----
00020 library IEEE;
00021 use IEEE.STD_LOGIC_1164.ALL;
00022 use IEEE.STD_LOGIC_ARITH.ALL;
00023 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00025 --- Uncomment the following library declaration if instantiating
00026 ---- any Xilinx primitives in this code.
00027 --library UNISIM;
00028 --use UNISIM.VComponents.all;
00029
00030 use work.Command Handler pkg.all;
00031
00032 entity Command_Handler is
00033
       Port ( clk
                                            : in STD LOGIC:
00034
                                               : in STD_LOGIC;
                 reset
00035
                                            : out STD_LOGIC_VECTOR(7 downto 0);
                     Channell_Config
00036
                                        : out STD_LOGIC_VECTOR(7 downto 0);
00037
                    Channel2_Config
Channel3_Config
00038
                    Channel4_Config
00039
                    Channel5_Config
                                            : out STD_LOGIC_VECTOR(7 downto 0);
00040
                                         : out STD_LOGIC_VECTOR(7 downto 0);
: out STD_LOGIC_VECTOR(7 downto 0);
                    Channel6_Config
00041
                    Channel7_Config
00042
                                           : out STD_LOGIC_VECTOR(7 downto 0);
                    Channel8_Config
00043
00044
00045
setting for each channel (currently only supports 1 at a time)

Acquisition
                    Stimulation
                                                 : out STD_LOGIC_VECTOR(7 downto 0); -- current stim
                                                : out STD_LOGIC_VECTOR(7 downto 0); -- current acq
                   Acquisition
    setting for each channel (currently only supports all or nothing)
00047
00048
                     -- RX_FIFO Signals
00049
                    RX_FIFO_RD_CLK
                                            : out STD_LOGIC;
00050
                    RX_FIFO_DOUT
                                                : in STD_LOGIC_VECTOR (7 downto 0);
                                              : out STD_LOGIC;
00051
                    RX_FIFO_RD_EN
00052
                    RX_FIFO_EMPTY
                                               : in STD_LOGIC;
00053
00054
                     -- TX FIFO Signals
                    TX_FIFO_WR_CLK
00055
                                              : out STD_LOGIC;
00056
                    TX_FIFO_DIN
                                                : out STD_LOGIC_VECTOR(7 downto 0);
00057
                    TX_FIFO_WR_EN
                                              : out STD_LOGIC;
00058
00059
                     -- RAM_Module Control
                    RAM_Start_Op
00060
                                                : out STD_LOGIC;
                                                : in STD_LOGIC;
00061
                     RAM_Op_Done
00062
                     RAM_WE
                                                  : out STD_LOGIC;
00063
                     RAM_ADDR
                                                : out STD_LOGIC_VECTOR(22 downto 0);
00064
                    RAM_DOUT
                                                : in STD_LOGIC_VECTOR(15 downto 0);
```

```
00065
                                RAM DIN
                                                                              : out STD LOGIC VECTOR(15 downto 0);
00066
00067
                                   - RAM Arbiter
00068
                                 RAM_Bus_Request
                                                                             : out STD_LOGIC;
                                 RAM_Bus_Busy
                                                                           : out STD_LOGIC;
00069
00070
                                 RAM_Bus_Grant
                                                                           : in STD LOGIC
00071
                                 );
00072 end Command Handler:
00073
00074 architecture Behavioral of Command Handler is
00075
00076 signal Channell_Config_reg
                                                                 : STD LOGIC VECTOR (7 downto 0);
                                                             : STD_LOGIC_VECTOR(7 downto 0);
: STD_LOGIC_VECTOR(7 downto 0);
00077 signal Channel2_Config_reg
00078 signal Channel3_Config_reg
                                                              : SID_LOGIC_VECTOR(7 downto 0);
: STD_LOGIC_VECTOR(7 downto 0);
00079 signal Channel4_Config_reg
                                                                 : STD_LOGIC_VECTOR(7 downto 0);
00080 signal Channel5_Config_reg
                                                              : STD_LOGIC_VECTOR(7 downto 0);
: STD_LOGIC_VECTOR(7 downto 0);
: STD_LOGIC_VECTOR(7 downto 0);
00081 signal Channel6_Config_reg
00082 signal Channel7_Config_reg
00083 signal Channel8_Config_reg
00084
00085 signal Stimulation_reg
                                                                        : STD_LOGIC_VECTOR(7 downto 0); -- current stim setting
           for each channel (currently only supports {\bf 1} at a time)
                                                                        : STD_LOGIC_VECTOR(7 downto 0); -- current acq setting
00086 signal Acquisition_reg
    for each channel (currently only supports all or nothing)
00087
00088 signal async_flags
                                                                         : STD_LOGIC_VECTOR(15 downto 0);
00089 signal count
                                                                            : STD_LOGIC_VECTOR(7 downto 0);
00090
00091 signal MSG_Length
                                                                          : STD_LOGIC_VECTOR(15 downto 0);
00092 signal MSG_ID
                                                                           : STD_LOGIC_VECTOR(7 downto 0);
00093 signal MSG_Channel
                                                                       : STD_LOGIC_VECTOR(7 downto 0);
00094
00095 signal MSG_Complete
                                                                     : STD LOGIC;
00096
00097 signal status
                                                                        : STD_LOGIC_VECTOR(7 downto 0) := x"45";
00098
00099
00101 signal MSG_01_Start : STD_LOGIC;
00102 signal MSG_01_Complete : STD_LOGIC
                                                                         : STD LOGIC;
00103 signal MSG_01_RX_FIFO_RD_EN
                                                             : STD_LOGIC;
00104 signal MSG_01_TX_FIFO_DIN : STD_LOGIC_VECTOR(7 downto 0);
00105 signal MSG_01_TX_FIFO_WR_EN : STD_LOGIC;
00106
00107 component MSG_01_Config_Chan
           Port ( clk
                                                                       : in STD_LOGIC;
                            reset
00109
                                                                         : in STD_LOGIC;
00110
                                 MSG Start
                                                                                 : in STD_LOGIC;
00111
                                 MSG_Complete
                                                                            : out STD_LOGIC;
00112
00113
                                  -- Header Information
00114
                                 MSG_Channel
                                                                               : in STD_LOGIC_VECTOR(7 downto 0);
00115
                                  -- Channel Configuration
00116
00117
                                 Channel1_Config : out STD_LOGIC_VECTOR(7 downto 0);
Channel2_Config : out STD_LOGIC_VECTOR(7 downto 0):
                                 Channel2_Config
                                                                        : out STD_LOGIC_VECTOR(7 downto 0);
00118
                                Channel3_Config
Channel3_Config
Channel4_Config
Channel5_Config
Channel5_Config
Channel6_Config
Channel7_Config
Channel7_Config
Channel7_Config
Channel8_Config
Channel8_Confi
00119
00120
00121
00122
00123
00124
00125
00126
                                 -- RX FIFO Signals
                                                                            : in STD_LOGIC_VECTOR (7 downto 0);
00127
00128
00129
00130
00131
                                 -- TX FIFO Signals
                                 TX_FIFO_WR_EN
                                 TX_FIFO_DIN
                                                                       : OUT SID_LOGIC
                                                                              : out STD_LOGIC_VECTOR(7 downto 0);
00132
00133
00134
                                );
00135 end component;
00136
00137 ----- MSG_ID 0x05 - SET_WAVEFORM signals -----
00138 signal MSG_05_Start : STD_LOGIC;
00139 signal MSG_05_Complete
                                                                         : STD LOGIC:
00140 signal MSG_05_RX_FIFO_RD_EN : STD_LOGIC;
00141 signal MSG_05_TX_FIFO_DIN : STD_LOGIC_VECTOR(7 downto 0);
```

```
00142 signal MSG_05_TX_FIFO_WR_EN : STD_LOGIC;

00143 signal MSG_05_RAM_Start_Op : STD_LOGIC;

00144 signal MSG_05_RAM_WE : STD_LOGIC;

00145 signal MSG_05_RAM_ADDR : STD_LOGIC_'
                                              : STD_LOGIC;
: STD_LOGIC_VECTOR(22 downto 0);
00145 signal MSG_05_RAM_ADDR
00146 signal MSG_05_RAM_DIN
                                           : STD_LOGIC_VECTOR(15 downto 0);
00147 signal MSG_05_RAM_Bus_Request
                                           : STD_LOGIC;
00148 signal MSG_05_RAM_Bus_Busy
                                              : STD_LOGIC;
00149
00150 component MSG_SET_WAVEFORM
00151
        Port ( clk
                                             : in STD_LOGIC;
                                                : in STD_LOGIC;
: in STD_LOGIC;
00152
                  reset
                     MSG_Start
00153
                                                  : out STD_LOGIC;
00154
                     MSG_Complete
00155
                      -- Header Information
00156
                    MSG_Channel
00157
                                                   : in STD_LOGIC_VECTOR(7 downto 0);
00158
                      -- RX_FIFO Signals
00159
                     RX_FIFO_DOUT
RX_FIFO_RD_EN
00160
                                                 : in STD_LOGIC_VECTOR (7 downto 0);
00161
                                                 : out STD_LOGIC;
00162
                     RX_FIFO_EMPTY
                                                 : in STD LOGIC:
00163
                      -- TX FIFO Signals
00164
                     TX_FIFO_DIN
                                                   : out STD_LOGIC_VECTOR(7 downto 0);
00165
00166
                     TX_FIFO_WR_EN
                                                : out STD_LOGIC;
00167
00168
                      -- RAM_Module Control
                     RAM_Start_Op
00169
                                                 : out STD_LOGIC;
                                                 : in STD_LOGIC;
00170
                      RAM_Op_Done
00171
                      RAM_WE
                                                    : out STD_LOGIC;
                      RAM_ADDR
                                                : out STD_LOGIC_VECTOR(22 downto 0);
: in STD_LOGIC_VECTOR(15 downto 0);
: out STD_LOGIC_VECTOR(15 downto 0);
00172
00173
                      RAM DOUT
00174
                     RAM_DIN
00175
00176
                      -- RAM_Arbiter
                     RAM_Bus_Request : out STD_LOGIC
RAM_Bus_Busy : out STD_LOGIC;
RAM_Bus_Grant : in STD_LOGIC
                                                  : out STD_LOGIC;
00177
00178
00179
00180
00181 end component;
00183 ----- MSG_ID 0x06 - GET_WAVEFORM signals -----
00184 signal MSG_06_Start : STD_LOGIC;
00185 signal MSG_06_Complete : STD_LOGIC
                                               : STD_LOGIC;
00186 signal MSG_06_RX_FIFO_RD_EN : STD_LOGIC;

00187 signal MSG_06_TX_FIFO_DIN : STD_LOGIC_VECTOR(7 downto 0);

00188 signal MSG_06_TX_FIFO_WR_EN : STD_LOGIC;
00189 signal MSG_06_RAM_Start_Op : STD_LOGIC;
00190 signal MSG_06_RAM_WE
00191 signal MSG_06_RAM_ADDR
                                                : STD_LOGIC;
                                              : STD_LOGIC_VECTOR(22 downto 0);
00192 signal MSG_06_RAM_DIN
                                          : STD_LOGIC_VECTOR(15 downto 0);
                                        : STD_LOGIC;
00193 signal MSG_06_RAM_Bus_Request
00194 signal MSG_06_RAM_Bus_Busy
                                              : STD_LOGIC;
00195
00196 component MSG_GET_WAVEFORM
                                              : in STD_LOGIC;
00197
          Port ( clk
00198
                                                : in STD_LOGIC;
                  reset
                                                     : in STD_LOGIC;
00199
                      MSG_Start
                      MSG_Complete
                                                 : out STD LOGIC;
00200
00201
00202
                      -- Header Information
                     MSG_Channel
                                                  : in STD_LOGIC_VECTOR(7 downto 0);
00203
00204
                      -- RX_FIFO Signals
00205
                     RX_FIFO_DOUT
RX_FIFO_RD_EN
00206
                                                 : in STD_LOGIC_VECTOR (7 downto 0);
                                                 : out STD_LOGIC;
: in STD_LOGIC;
00207
00208
                     RX_FIFO_EMPTY
00209
00210
                      -- TX FIFO Signals
                     TX_FIFO_DIN
                                                   : out STD_LOGIC_VECTOR(7 downto 0);
00211
                                                 : out STD_LOGIC;
00212
                     TX_FIFO_WR_EN
00213
00214
                      -- RAM_Module Control
                     RAM_Start_Op
                                                 : out STD_LOGIC;
00215
                                                 : in STD_LOGIC;
00216
                      RAM_Op_Done
00217
                      RAM WE
                                                   : out STD_LOGIC;
00218
                      RAM ADDR
                                                  : out STD_LOGIC_VECTOR(22 downto 0);
00219
                      RAM DOUT
                                                 : in STD_LOGIC_VECTOR(15 downto 0);
00220
                      RAM DIN
                                                   : out STD_LOGIC_VECTOR(15 downto 0);
```

```
00221
00222
                   -- RAM_Arbiter
                  RAM_Bus_Request : out STD_LOGIC;
RAM_Bus_Busy : out STD_LOGIC;
RAM_Bus_Grant : in STD_LOGIC
00223
00224
00225
00226
                   );
00227 end component:
00228
00229
00230 ----- MSG_ID 0x07 - SET_STIM signals -----
00231 signal MSG_07_Start : STD_LOGIC;
00232 signal MSG_07_Complete : STD_LOGIC;
                                         : STD LOGIC:
00233 signal MSG_07_RX_FIFO_RD_EN
                                   : STD_LOGIC;
00234 signal MSG_07_TX_FIFO_DIN : STD_LOGIC_VECTOR(7 downto 0);
00235 signal MSG_07_TX_FIFO_WR_EN : STD_LOGIC;
00236
00237 component MSG_SET_STIM
      Port ( clk
                                       : in STD_LOGIC;
00238
               reset
00239
                                          : in STD_LOGIC;
                   MSG Start
00240
                                               : in STD LOGIC:
00241
                   MSG_Complete
                                            : out STD_LOGIC;
00242
00243
                   -- Header Information
                 MSG_Channel
                                             : in STD_LOGIC_VECTOR(7 downto 0);
00244
00245
00246
                  -- Channel Configuration
00247
                  Stimulation
                                             : out STD_LOGIC_VECTOR(7 downto 0);
00248
00249
                   -- RX_FIFO Signals
                                            : in STD_LOGIC_VECTOR (7 downto 0);
00250
                   RX_FIFO_DOUT
                                 : out STD_LOGIC;
00251
                   RX_FIFO_RD_EN
00252
                   RX_FIFO_EMPTY
                                           : in STD_LOGIC;
00253
00254
                   -- TX FIFO Signals
00255
                   TX_FIFO_DIN
                                             : out STD_LOGIC_VECTOR(7 downto 0);
                   TX_FIFO_WR_EN
                                      : out STD_LOGIC
00256
00257
                   );
00258 end component;
00259
00260
00261 component Command_Handler_states
                                        : in STD_LOGIC;
00262 Port ( clk
                                           : in STD_LOGIC;
00263
                 FIFO_EMPTY
                                              : in STD_LOGIC;
00264
00265
                MSG_Complete
                                            : in STD_LOGIC;
                                           : in STD_LOGIC_VECTOR(7 downto 0);
00266
                RX_FIFO_DOUT
                count
                                              : in STD_LOGIC_VECTOR(7 downto 0);
00267
                                           : in SID_LOGIC_VECTOR(15 downto 0) --flags to enable
00268
                 async_flags
functions 00269
                 );
00270 end component;
00271
00272 begin
00273
00274 MSG_Complete <= MSG_01_Complete or MSG_05_Complete or
    MSG_06_Complete or MSG_07_Complete;
00276 Channell_Config <= Channell_Config_reg;</pre>
00277 Channel2_Config <= Channel2_Config_reg;
00278 Channel3_Config <= Channel3_Config_reg;
00279 Channel4_Config <= Channel4_Config_reg;
00280 Channel5_Config <= Channel5_Config_reg;
00281 Channel6_Config <= Channel6_Config_reg;
00282 Channel7_Config <= Channel7_Config_reg;
00283 Channel8_Config <= Channel8_Config_reg;
00284
00285 Stimulation <= Stimulation_reg;</pre>
00286
00287 -----
00288 ----- MSG_Header Information -----
00289 -----
00290 -- MSG_Length
00291 process(clk, reset)
00292 begin
00293 if reset = '0' then
00294
            MSG_Length <= (others => '0');
00295
        elsif rising_edge(clk) then
       if async_flags(READ_MESSAGE_FLAG) = '1' and count = x"02" then
00296
                 MSG_Length(15 downto 8) <= RX_FIFO_DOUT;
00297
```

```
elsif async_flags(READ_MESSAGE_FLAG) = '1' and count = x"03" then
00298
               MSG_Length(7 downto 0) <= RX_FIFO_DOUT;
00299
00300
             elsif async_flags(IDLE_FLAG) = '1' then
              MSG_Length <= x"0008";
00301
00302
           end if;
       end if:
00303
00304 end process;
00305
00306 -- MSG TD
00307 process(clk, reset)
00308 begin
00309 if reset = '0' then
          MSG_{ID} \ll (others => '0');
00310
00311 elsif rising_edge(clk) and async_flags(READ_MESSAGE_FLAG) = '1' and
    count = x"01" then
00312 MSG
00313 end if;
            MSG_ID <= RX_FIFO_DOUT;
00314 end process;
00315
00316 -- MSG_Channel
00317 process(clk, reset)
00318 begin
00319 if reset = '0' then
           MSG_Channel <= (others => '0');
00320
00321 elsif rising_edge(clk) and async_flags(READ_MESSAGE_FLAG) = '1' and
    count = x"04" then
00322 MSG_Channel <= RX_FIFO_DOUT;
00323 end if;
00324 end process;
00325
00326 -----
00327 ----- RAM -----
00328 -----
00329 -- RAM_DIN
00330 process(clk, reset)
00331 begin
00332 if reset = '0' then
00333
            RAM_DIN <= (others => '0');
00334
      elsif rising_edge(clk) then
        if async_flags(PAYLOAD_FLAG) = '1' and MSG_ID = x"05" then
00335
                RAM_DIN <= MSG_05_RAM_DIN;</pre>
00336
            elsif async_flags(PAYLOAD_FLAG) = '1' and MSG_ID = x"06" then
00337
                RAM_DIN <= MSG_06_RAM_DIN;</pre>
00338
            end if;
00339
00340
       end if;
00341 end process;
00343 -- RAM_ADDR
00344 process(clk, reset)
00345 begin
00346 if reset = '0' then
            RAM_ADDR <= (others => '0');
00347
00348
       elsif rising_edge(clk) then
        if async_flags(PAYLOAD_FLAG) = '1' and MSG_ID = x"05" then
00349
00350
               RAM_ADDR <= MSG_05_RAM_ADDR;</pre>
            elsif async_flags(PAYLOAD_FLAG) = '1' and MSG_ID = x"06" then
00351
              RAM_ADDR <= MSG_06_RAM_ADDR;</pre>
00352
            end if;
00353
        end if;
00354
00355 end process;
00356
00357 -- RAM_Start_Op
00358 process(clk, reset)
00359 begin
00360 if reset = '0' then
            RAM_Start_Op <= '0';</pre>
00361
00362
        elsif rising\_edge(clk) then
          if async_flags(PAYLOAD_FLAG) = '1' and MSG_ID = x"05" then
00363
            RAM_Start_Op <= MSG_05_RAM_Start_Op;
elsif async_flags(PAYLOAD_FLAG) = '1' and MSG_ID = x"06" then
00364
00365
00366
                RAM_Start_Op <= MSG_06_RAM_Start_Op;</pre>
00367
            else
00368
                RAM_Start_Op <= '0';</pre>
           end if;
00369
00370
       end if;
00371 end process;
00372
00373 -- RAM_WE
00374 process(clk, reset)
```

```
00375 begin
       if reset = '0' then
00376
00377
             RAM_WE <= '0';
00378
        elsif rising_edge(clk) then
         if async_flags(PAYLOAD_FLAG) = '1' and MSG_ID = x"05" then
00379
00380
                RAM WE <= MSG 05 RAM WE;
             elsif async_flags(PAYLOAD_FLAG) = '1' and MSG_ID = x"06" then
00381
00382
               RAM_WE <= MSG_06_RAM_WE;</pre>
             else
00383
               RAM_WE <= '0';
00384
             end if;
00385
00386
         end if:
00387 end process;
00388
00389 -- RAM Bus Request
00390 process(clk, reset)
00391 begin
        if reset = '0' then
00392
             RAM_Bus_Request <= '0';</pre>
00393
00394
        elsif rising_edge(clk) then
          if async_flags(PAYLOAD_FLAG) = ^{\prime}1^{\prime} and MSG_ID = x"05" then
00395
             RAM_Bus_Request <= MSG_05_RAM_Bus_Request;
elsif async_flags(PAYLOAD_FLAG) = '1' and MSG_ID = x"06" then
00396
00397
00398
                RAM_Bus_Request <= MSG_06_RAM_Bus_Request;</pre>
00399
00400
                RAM_Bus_Request <= '0';</pre>
00401
             end if;
00402
         end if:
00403 end process;
00404
00405 -- RAM_Bus_Busy
00406 process(clk, reset)
00407 begin
00408
        if reset = '0' then
             RAM_Bus_Busy <= '0';
00409
00410
        elsif rising_edge(clk) then
00411
         if async_flags(PAYLOAD_FLAG) = '1' and MSG_ID = x"05" then
00412
                 RAM_Bus_Busy <= MSG_05_RAM_Bus_Busy;</pre>
00413
             elsif async_flags(PAYLOAD_FLAG) = '1' and MSG_ID = x"06" then
00414
                 RAM_Bus_Busy <= MSG_06_RAM_Bus_Busy;</pre>
00415
00416
                 RAM_Bus_Busy <= '0';</pre>
00417
             end if;
         end if;
00418
00419 end process;
00420
00422 -
00423 ----- RX_FIFO -----
00424 -----
00425 RX_FIFO_RD_CLK <= clk;
00426
00427 -- RX_FIFO_RD_EN
00428 process(clk, reset)
00429 begin
       if reset = '0' then
00430
00431
             RX FIFO RD EN <= '0';
       elsif rising_edge(clk) then
00432
            if async_flags(PAYLOAD_FLAG) = '1' and MSG_ID = x"01" then
00433
                 RX_FIFO_RD_EN <= MSG_01_RX_FIFO_RD_EN;
00434
             elsif async_flags(PAYLOAD_FLAG) = '1' and MSG_ID = x"05" then
00435
                 RX_FIFO_RD_EN <= MSG_05_RX_FIFO_RD_EN;
00436
             elsif async_flags(PAYLOAD_FLAG) = '1' and MSG_ID = x"06" then
00437
                 RX_FIFO_RD_EN <= MSG_06_RX_FIFO_RD_EN;</pre>
00438
             elsif async_flags(PAYLOAD_FLAG) = '1' and MSG_ID = x"07" then
00439
             RX_FIFO_RD_EN <= MSG_07_RX_FIFO_RD_EN;
elsif async_flags(RX_RD_EN_FLAG) = '1' then
00440
00441
00442
                 RX_FIFO_RD_EN <= '1';
00443
             else
                 RX_FIFO_RD_EN <= '0';
00444
             end if;
00445
00446
         end if;
00447 end process;
00448
00449 -----
00450 ----- TX_FIFO ------
00451 -----
00452 TX_FIFO_WR_CLK <= clk;
00453
```

```
00454 -- TX FIFO WR EN
00455 process(clk, reset)
00456 begin
00457 if reset = '0' then
00458
                      TX_FIFO_WR_EN <= '0';
00459
               elsif rising_edge(clk) then
                   if async_flags(PAYLOAD_FLAG) = '1' and MSG_ID = x"01" then
00460
                            TX_FIFO_WR_EN <= MSG_01_TX_FIFO_WR_EN;
00461
                       elsif async_flags(PAYLOAD_FLAG) = '1' and MSG_ID = x"05" then
00462
                             TX_FIFO_WR_EN <= MSG_05_TX_FIFO_WR_EN;
00463
                       elsif async_flags(PAYLOAD_FLAG) = '1' and MSG_ID = x"06" then
00464
                             TX_FIFO_WR_EN <= MSG_06_TX_FIFO_WR_EN;
00465
                       elsif async_flags(PAYLOAD_FLAG) = '1' and MSG_ID = x"07" then
00466
                           TX_FIFO_WR_EN <= MSG_07_TX_FIFO_WR_EN;
00467
                       elsif async_flags(TX_WR_EN_FLAG) = '1' then
00468
                           TX_FIFO_WR_EN <= '1';
00469
00470
                          TX_FIFO_WR_EN <= '0';
00471
                      end if;
00472
00473
               end if:
00474 end process;
00475
00476 -- TX FIFO DIN
00477 process(clk, reset)
00478 begin
              if reset = '0' then
00479
                      TX_FIFO_DIN <= (others => '0');
00480
00481
               elsif rising_edge(clk) then
                if async_flags(PAYLOAD_FLAG) = '1' and MSG_ID = x"01" then
00482
00483
                               TX_FIFO_DIN <= MSG_01_TX_FIFO_DIN;</pre>
00484
                      elsif async_flags(PAYLOAD_FLAG) = '1' and MSG_ID = x"05" then
00485
                             TX_FIFO_DIN <= MSG_05_TX_FIFO_DIN;
00486
                       elsif async_flags(PAYLOAD_FLAG) = '1' and MSG_ID = x"06" then
00487
                              TX_FIFO_DIN <= MSG_06_TX_FIFO_DIN;
00488
                       elsif async_flags(PAYLOAD_FLAG) = '1' and MSG_ID = x"07" then
00489
                              TX_FIFO_DIN <= MSG_07_TX_FIFO_DIN;
           elsif async_flags(READ_MESSAGE_FLAG) = '1' then
    TX_FIFO_DIN <= RX_FIFO_DOUT;
end if;
end if;
00490
00491
00492
00493
00494 end process;
00495
00497 ----- Command_Handler_states ------
00499 states : Command_Handler_states
00500 port map(
            clk
00501
                                                                                  => clk,
00502
                rst_n
                                                                              => reset,
                                                                                 => RX_FIFO_EMPTY,
00503
               FIFO_EMPTY
00504
              MSG_Complete
                                                                                => MSG_Complete,
00505
                RX_FIFO_DOUT
                                                                              => RX_FIFO_DOUT,
00506
                                                                                    => count.
                count
                async_flags
                                                                                => async_flags
00507
00508
               );
00509
00510 --
00511 ----- MSG_01_Config_Chan ------
00512 -----
00513 MSG_01_Start <= async_flags(PAYLOAD_START_FLAG) when
        3 MSG_01_Start >- \( \times_{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\tint{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\tint{\text{\text{\text{\tint{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\tinit}\text{\text{\text{\text{\text{\tilit{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\tinit}\text{\text{\text{\text{\text{\text{\text{\tin\tint{\text{\text{\text{\text{\texitet{\text{\text{\text{\texit{\text{\texitet{\text{\text{\text{\texit{\texit{\texicl{\texit{\texi\tin\tint{\text{\texi{\texi{\texi{\texi{\texi{\texi{\texi{\texit{\texi{\ti
00514
00515
00516 MSG_ID_01 : MSG_01_Config_Chan
00517 port map(
00518
                                                                                => clk.
               clk
00519
               reset
                                                                             => reset,
00520
                MSG_Start
                                                                              => MSG_01_Start,
00521
                MSG_Complete
                                                                               => MSG_01_Complete,
00522
                 -- Header Information
00523
00524
                MSG_Channel
                                                                                => MSG_Channel,
00525
00526
                 -- Channel Configuration
                 Channel1_Config
00527
                                                                         => Channel1_Config_reg,
00528
                 Channel2_Config
                                                                         => Channel2_Config_reg,
00529
                 Channel3_Config
                                                                         => Channel3_Config_reg,
00530
                 Channel4_Config
                                                                         => Channel4_Config_reg,
00531
                Channel5_Config
                                                                         => Channel5_Config_reg,
```

```
00532
        Channel6_Config
                                    => Channel6_Config_reg,
00533
        Channel7_Config
                                   => Channel7_Config_reg,
00534
        Channel8_Config
                                   => Channel8 Config reg,
00535
00536
        -- RX_FIFO Signals
                                        => RX_FIFO_DOUT,
=> MSG_01_RX_FIFO_RD_EN,
00537
       RX_FIFO_DOUT
        RX_FIFO_RD_EN
00538
                                         => RX_FIFO_EMPTY,
00539
        RX_FIFO_EMPTY
00540
        -- TX FIFO Signals
00541
       TX_FIFO_DIN
                                      => MSG_01_TX_FIFO_DIN,
00542
       TX_FIFO_WR_EN
                                         => MSG_01_TX_FIFO_WR_EN
00543
00544
       );
00545
00546
00547 -----
00548 ----- MSG_SET_WAVEFORM -----
00549 -----
00552
00553 MSG_ID_05 : MSG_SET_WAVEFORM
00554 port map(
00555 clk
                                       => clk,
00556
       reset
                                     => reset,
       MSG_Start
00557
                                     => MSG_05_Start,
00558
       MSG_Complete
                                      => MSG_05_Complete,
00559
00560
       -- Header Information
00561
       MSG_Channel
                                      => MSG_Channel,
00562
00563
        -- RX_FIFO Signals
00564
       RX_FIFO_DOUT
                                     => RX_FIFO_DOUT,
00565
       RX_FIFO_RD_EN
                                     => MSG_05_RX_FIFO_RD_EN,
00566
       RX_FIFO_EMPTY
                                      => RX_FIFO_EMPTY,
00567
00568
        -- TX FIFO Signals
00569
       TX_FIFO_DIN
                                       => MSG_05_TX_FIFO_DIN,
00570
       TX_FIFO_WR_EN
                                     => MSG_05_TX_FIFO_WR_EN,
00571
00572
        -- RAM_Module Control
       RAM_Start_Op
00573
                                      => MSG_05_RAM_Start_Op,
00574
                                       => RAM_Op_Done,
                                        => MSG_05_RAM_WE,
00575
        RAM_WE
00576
        RAM_ADDR
                                          => MSG_05_RAM_ADDR,
00577
       RAM_DOUT
                                         => RAM_DOUT,
                                       => MSG_05_RAM_DIN,
00578
       RAM_DIN
00579
00580
        -- RAM_Arbiter
       RAM_Bus_Request
RAM_Bus_Busy
RAM_Bus_Grant
                                  => MSG_05_RAM_Bus_Request,
00581
                                          => MSG_05_RAM_Bus_Busy,
00582
00583
                                    => RAM_Bus_Grant
00584
       );
00585
00586
00587 --
00588 ----- MSG_GET_WAVEFORM ------
00589 -----
00590 MSG_06_Start <= async_flags(PAYLOAD_START_FLAG) when
   00591
00592
00593 MSG_ID_06 : MSG_GET_WAVEFORM
00594 port map(
00595
     clk
reset
                                       => clk.
00596
                                     => reset,
       MSG_Start
00597
                                     => MSG_06_Start,
       MSG_Complete
00598
                                      => MSG_06_Complete,
00599
        -- Header Information
00600
                                      => MSG_Channel,
00601
       MSG_Channel
00602
        -- RX_FIFO Signals
00603
                                     => RX_FIFO_DOUT,
       RX_FIFO_DOUT
00604
00605
        RX_FIFO_RD_EN
                                     => MSG_06_RX_FIFO_RD_EN,
00606
       RX_FIFO_EMPTY
                                      => RX_FIFO_EMPTY,
00607
       -- TX FIFO Signals
00608
```

```
00609
         TX FIFO DIN
                                          => MSG 06 TX FIFO DIN,
00610
                                        => MSG_06_TX_FIFO_WR_EN,
        TX FIFO WR EN
00611
         -- RAM_Module Control
00612
00613
        RAM_Start_Op
                                         => MSG_06_RAM_Start_Op,
00614
        RAM_Op_Done
                                          => RAM_Op_Done,
                                              => MSG_06_RAM_WE,
00615
         RAM WE
                                            => MSG_06_RAM_ADDR,
        RAM ADDR
00616
                                             => RAM_DOUT,
        RAM_DOUT
00617
                                         => MSG_06_RAM_DIN,
00618
        RAM DIN
00619
         -- RAM_Arbiter
00620
                          => MSG_06_RAM_Bus_Request,
00621
        RAM_Bus_Request
00622
        RAM_Bus_Busy
                                             => MSG_06_RAM_Bus_Busy,
                                      => RAM_Bus_Grant
        RAM_Bus_Grant
00623
00624
        );
00625
00626
00627 -----
00628 ----- MSG_SET_STIM ------
00629 -----
00630 MSG_07_Start <= async_flags(PAYLOAD_START_FLAG) when MSG_ID = x"07" else 00631 '0';
00632
00633 MSG_ID_07 : MSG_SET_STIM
00634 port map(
                                          => clk,
00635
        clk
00636
        reset
                                      => reset,
        MSG_Start
                                       => MSG_07_Start,
00637
00638
        MSG_Complete
                                         => MSG_07_Complete,
00639
00640
         -- Header Information
00641
        MSG_Channel
                                         => MSG_Channel,
00642
00643
        -- Stimulation Configuration
00644
                                      => Stimulation_reg,
00645
00646
         -- RX_FIFO Signals
00647
        RX_FIFO_DOUT
                                         => RX_FIFO_DOUT,
        RX_FIFO_RD_EN
                                        => MSG_07_RX_FIFO_RD_EN,
00648
        RX_FIFO_EMPTY
                                        => RX_FIFO_EMPTY,
        -- TX FIFO Signals
TX_FIFO_DIN
00650
00652
       TX_FIFO_DIN
                                          => MSG_07_TX_FIFO_DIN,
00653
                                        => MSG_07_TX_FIFO_WR_EN
       );
00654
00655
00656 --
00657 ----- Counter ------
00658 -----
00659
00660 -- count
00661 process(clk, reset)
00662 begin
00663 if reset = '0' then
00664
           count <= (others => '0');
00665 elsif rising_edge(clk) then
00666 if async_flags(INC_COUNT_FLAG) = '1' then
00667 count <= count + 1;
00668 elsif async_flags(IDLE_FLAG) = '1' then
end if;
           end if;
00672
00673
00674 end process;
00675
00676
00677 end Behavioral;
00678
```

Command_Handler_main_states.vhd

00001 -----

```
00002 -- Company:
00003 -- Engineer:
                     KDB
00004 --
00005 -- Create Date:
00006 -- Design Name:
00007 -- Module Name:
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 --
00014 --
00015 -- Dependencies:
00016 --
00017 -- Revision:
00018 --
00019 -- Additional Comments:
00020 --
00021 ----
00022 library IEEE;
00023 use IEEE.STD_LOGIC_1164.ALL;
00024 use IEEE.numeric_std.all;
00025 --use IEEE.STD_LOGIC_ARITH.ALL;
00026 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00027
00028 use work.Command_Handler_pkg.all;
00029
00030 ---- Uncomment the following library declaration if instantiating
00031 ---- any Xilinx primitives in this code.
00032 library UNISIM;
00033 use UNISIM. VComponents.all;
00034
00035 entity Command_Handler_states is
00036 Port ( clk
                                           : in STD_LOGIC;
00037
                                             : in STD_LOGIC;
00038
                  FIFO_EMPTY
                                               : in STD_LOGIC;
00039
                  MSG_Complete
                                               : in STD_LOGIC;
                  RX_FIFO_DOUT
                                             : in STD_LOGIC_VECTOR(7 downto 0);
00040
00041
                                                : in STD_LOGIC_VECTOR(7 downto 0);
                  count
                                              : out STD_LOGIC_VECTOR(15 downto 0) --flags to enable
00042
                  async_flags
     functions
00043
00044 end Command_Handler_states;
00046 architecture Behavioral of Command_Handler_states is
00047
00048
              --Control signals
00049
00050 signal curr_state : std_logic_vector(7 downto 0) := IDLE; -- FSM current state country signal next_state : std_logic_vector(7 downto 0) := IDLE; -- FSM next state
00052
00053 begin
00054 -----
00055
         -- synchronous part of state machine here
00056 data_in_latch: process(clk, rst_n)
00057 begin
       if rst_n = '0' then
00058
00059
          curr state <= (others => '0');
00060
       elsif rising_edge(clk) then
00061
         curr_state <= next_state;
       end if;
00062
00063 end process;
00064
00065
              -- async part of state machine to set function flags
00066 Command_Handler_state: process(rst_n, curr_state)
00067 begin
       if rst_n = '0' then
00068
00069
             async_flags <= (others => '0');
00070
        else
00071
             async_flags <= (others => '0');
00072
             case curr_state is
00073
00074
                 when IDLE =>
                                                             -- init
                     async_flags(IDLE_FLAG) <= '1';
00075
00076
00077
                  when CHECK_START =>
                   async_flags(INC_COUNT_FLAG) <= '1';</pre>
00078
                      async_flags(RX_RD_EN_FLAG) <= '1';</pre>
00079
```

```
00080
00081
00082 -- Message Handler
                 when READ_MESSAGE =>
00083
                     async_flags(READ_MESSAGE_FLAG) <= '1';</pre>
00084
00085
00086
                  when INC RX FIFO =>
                      async_flags(INC_COUNT_FLAG) <= '1';</pre>
00087
                      async_flags(RX_RD_EN_FLAG) <= '1';</pre>
00088
                      --async_flags(TX_WR_EN_FLAG) <= '1'; -- uncomment to enable TX loopback of incoming
00089
     messages (except for start byte)
00090
00091
                  when PAYLOAD_START =>
00092
                      async_flags(PAYLOAD_START_FLAG) <= '1';</pre>
00093
                  when PAYLOAD =>
00094
00095
                    async_flags(PAYLOAD_FLAG) <= '1';</pre>
00096
00097
00098
00099
                 when FINISH =>
                     async_flags(DONE_FLAG) <= '1';</pre>
00100
                                                              -- done flag
00101
                  when others =>
00102
                     async_flags <= (others => '0');
00103
             end case;
00104
        end if:
00105 end process;
00106
00107
00108
00109
00110 -- Command_Handler state machine
00112
00113 Command_Handler_asynch_state: process(rst_n,
      curr_state, count, RX_FIFO_DOUT, FIFO_EMPTY,
      MSG_Complete)
00114 begin
00115 if rst_n = '0' then
00116
             next_state <= IDLE;</pre>
00117
00118
             case curr_state is
             when IDLE =>
00119
                      if FIFO_EMPTY = '0' then
00120
00121
                          next_state <= CHECK_START;</pre>
00122
                      else
00123
                        next_state <= IDLE;</pre>
                      end if;
00124
00125
                  when CHECK_START =>
00126
00127
                     if RX_FIFO_DOUT = x"5A" then
                          next_state <= DELAY_STATE;</pre>
00128
00129
                      else
                         next_state <= FINISH;</pre>
00130
00131
                      end if;
00132
00133
00134 -- Message Handler States
00135
00136
                                          provides enough time for FIFO_EMPTY to go high after RX_RD_EN is set
          -- DELAY_STATE:
00137
          -- WAIT_FOR_NEXT_BYTE: wait for FIFO to have next byte
00138
00139
         -- READ MESSAGE:
00140
                                           assigns RX_FIFO_DOUT to appropriate registers based on count
00141
          -- INC RX FIFO:
                                     increment FIFO
00142
00143
00144
         -- VALIDATE_MSG:
                                          currently only used to clear count. will be used for checksum.
00145
00146
                when DELAY_STATE =>
00147
                    if count = 5 then
00148
                          next_state <= PAYLOAD_START;</pre>
00149
                      else
```

```
00150
                           next_state <= WAIT_FOR_NEXT_BYTE;</pre>
00151
                      end if;
00152
00153
                  when WAIT_FOR_NEXT_BYTE =>
00154
                     if FIFO_EMPTY = '0' then
00155
                          next_state <= READ_MESSAGE;</pre>
00156
                      else
00157
                          next_state <= WAIT_FOR_NEXT_BYTE;</pre>
                      end if;
00158
00159
00160
                  when READ_MESSAGE =>
                      next_state <= INC_RX_FIFO;</pre>
00161
00162
00163
                  when INC_RX_FIFO =>
00164
                     next_state <= DELAY_STATE;</pre>
00165
00166
00167
00168 -- process payload and send reply
00169
             when PAYLOAD_START =>
00170
00171
                     next_state <= PAYLOAD;</pre>
00172
00173
                  when PAYLOAD =>
                     if MSG_Complete = '1' then
00174
00175
                          next_state <= FINISH;</pre>
00176
00177
                          next_state <= PAYLOAD;</pre>
00178
                      end if;
00179
00180
00181
00182
00183
                  when FINISH =>
00184
                     next_state <= IDLE;</pre>
00185
00186
                  when OTHERS =>
00187
                      next_state <= IDLE;</pre>
00188
      end if;
00189
00190 end process;
00191
00192
00193 end Behavioral;
00195
```

Command_Handler_pkg.vhd

```
00001 -----
00002 -- Company: WMU - Thesis
00003 -- Engineer: KDB
00003 -- Engineer:
00004 --
00005 -- Create Date:
00006 -- Design Name:
00007 -- Module Name:
00008 -- Project Name:
00000 -- Target Devices:

00010 -- Tool versions:

00011 -- Description:
00012 --
00013 --
00014 --
00015 --
00016 -- Dependencies:
00017 --
00019 -- Revision 0.01 - File Created
00020 -- Additional Comments:
00021 --
00022 ----
00023 library IEEE;
00024 use IEEE.STD_LOGIC_1164.ALL;
```

```
00025 use IEEE.numeric std.all;
00026 --use IEEE.STD_LOGIC_ARITH.ALL;
00027 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00029 package Command_Handler_pkg is
00030
00031
00032 constant IDLE
                                                            : STD LOGIC VECTOR (7 downto 0) := x"00":
00033
00034 constant CHECK_START
                                                        : STD_LOGIC_VECTOR(7 downto 0) := x"01";
                                                      : STD_LOGIC_VECTOR(7 downto 0) := x"02";
: STD_LOGIC_VECTOR(7 downto 0) := x"03";
00035 constant READ MESSAGE
00036 constant INC RX FIFO
                                                        : STD_LOGIC_VECTOR(7 downto 0) := x"04";
00037 constant VALIDATE_MSG
00038 constant WAIT_FOR_NEXT_BYTE
                                                      : STD LOGIC VECTOR (7 downto 0) := x"05";
                                                        : STD_LOGIC_VECTOR(7 downto 0) := x"06";
00039 constant DELAY_STATE
00040
00041 constant PAYLOAD_START
                                                           : STD LOGIC VECTOR(7 downto 0) := x"10";
                                                             : STD_LOGIC_VECTOR(7 downto 0) := x"11";
00042 constant PAYLOAD
00043
00044
00045 constant FINISH
                                                         : STD LOGIC VECTOR(7 downto 0) := x"FF";
00046
00047
00048
00049 constant IDLE_FLAG
                                                       : integer := 0;
00050
00051 constant INC_COUNT_FLAG
                                                          : integer := 1;
00052 constant CLEAR_COUNT_FLAG
                                                       : integer := 2;
00053
00054 constant RX_RD_EN_FLAG
                                                      : integer := 3;
00055 constant READ_MESSAGE_FLAG
                                                      : integer := 4;
00056
00057 --constant SET_REPLY_BYTE_FLAG
                                                        : integer := 5;
                                                       : integer := 6;
00058 constant TX_WR_EN_FLAG
00059
00060 constant PAYLOAD_START_FLAG
                                                     : integer := 7;
00061 constant PAYLOAD_FLAG
                                                       : integer := 8;
00062
00064 constant DONE_FLAG
                                                       : integer := 15;
00065
00066
00068 end Command_Handler_pkg;
00070 package body Command_Handler_pkg is
00072 end Command_Handler_pkg;
00073
00074
```

Command Handler tb.vhd

```
00001 -----
00002 -- Company:
00003 -- Engineer:
00004 --
00005 -- Create Date: 22:24:32 02/29/2012
00006 -- Design Name:
00007 -- Module Name: C:/Users/Kyle/Desktop/SVN_Thesis/FPGA Code/RS232_Module_Test_Rev_0.3/Command_Handler_tb.
     vhd
00008 -- Project Name: RS232_Module_Test_Rev_0.3
00009 -- Target Device:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 -- VHDL Test Bench Created by ISE for module: Command_Handler
00014 --
00015 -- Dependencies:
00016 --
00017 -- Revision:
00018 -- Revision 0.01 - File Created
00019 -- Additional Comments:
00020 --
00021 -- Notes:
```

```
00022 -- This testbench has been automatically generated using types std_logic and
00023 -- std_logic_vector for the ports of the unit under test. Xilinx recommends
00024 -- that these types always be used for the top-level I/O of a design in order
00025 -- to guarantee that the testbench will bind correctly to the post-implementation
00026 -- simulation model.
00027 -----
00028 LIBRARY ieee;
00029 USE ieee.std_logic_1164.ALL;
00030 USE ieee.std_logic_unsigned.all;
00031 USE ieee.numeric_std.ALL;
00032
00033 ENTITY Command Handler tb IS
00034 END Command_Handler_tb;
00035
00036 ARCHITECTURE behavior OF Command Handler tb IS
00037
00038
          -- Component Declaration for the Unit Under Test (UUT)
00039
00040
          COMPONENT Command Handler
                                           : in STD_LOGIC;
00041
          Port ( clk
00042
                reset
                                            : in STD_LOGIC;
00043
                                       : out STD_LOGIC_VECTOR(7 downto 0);
00044
                    Channell_Config
                                           : out STD_LOGIC_VECTOR(7 downto 0);
00045
                    Channel2_Config
00046
                    Channel3_Config
                                          : out STD_LOGIC_VECTOR(7 downto 0);
00047
                    Channel4_Config
                                           : out STD_LOGIC_VECTOR(7 downto 0);
00048
                    Channel5_Config
                                          : out STD_LOGIC_VECTOR(7 downto 0);
00049
                    Channel6_Config
                                           : out STD_LOGIC_VECTOR(7 downto 0);
00050
                    Channel7_Config
                                          : out STD_LOGIC_VECTOR(7 downto 0);
00051
                    Channel8_Config
                                           : out STD_LOGIC_VECTOR(7 downto 0);
00052
00053
                    -- RX_FIFO Signals
00054
                    RX_FIFO_RD_CLK
                                            : out STD_LOGIC;
                                             : in STD_LOGIC_VECTOR (7 downto 0);
00055
                    RX_FIFO_DOUT
                                            : out STD_LOGIC;
00056
                    RX_FIFO_RD_EN
00057
                    RX_FIFO_EMPTY
                                             : in STD_LOGIC;
00058
00059
                    -- TX FIFO Signals
00060
                    TX_FIFO_WR_CLK
                                            : out STD_LOGIC;
00061
                    TX_FIFO_DIN
                                              : out STD_LOGIC_VECTOR(7 downto 0);
                                            : out STD_LOGIC;
00062
                    TX_FIFO_WR_EN
00063
00064
                    -- RAM_Module Control
                    RAM_Start_Op
                                             : out STD_LOGIC;
00065
                                             : in STD_LOGIC;
00066
                    RAM_Op_Done
00067
                    RAM_WE
                                               : out STD_LOGIC;
                    RAM_ADDR
                                            : out STD_LOGIC_VECTOR(22 downto 0);
00068
                                             : in STD_LOGIC_VECTOR(15 downto 0);
00069
                    RAM_DOUT
00070
                    RAM_DIN
                                              : out STD_LOGIC_VECTOR(15 downto 0)
00071
                    );
00072
         END COMPONENT;
00073
00074
00075
         --Inputs
         signal clk : std_logic := '0';
00076
        signal reset: std_logic:='0';
signal RX_FIFO_DOUT: std_logic_vector(7 downto 0):= (others => '0');
00077
00078
         signal RX_FIFO_EMPTY : std_logic := '0';
00079
         signal RAM_Op_Done : std_logic := '0';
08000
         signal RAM_DOUT : std_logic_vector(15 downto 0) := (others => '0');
00081
00082
00083
         --Outputs
         signal Channell_Config : std_logic_vector(7 downto 0);
00084
         signal Channel2_Config : std_logic_vector(7 downto 0);
00085
         signal Channel3_Config : std_logic_vector(7 downto 0);
00086
00087
         signal Channel4_Config : std_logic_vector(7 downto 0);
         signal Channel5_Config : std_logic_vector(7 downto 0);
00088
00089
         signal Channel6_Config : std_logic_vector(7 downto 0);
         signal Channel7_Config : std_logic_vector(7 downto 0);
00090
         signal Channel8_Config : std_logic_vector(7 downto 0);
00091
         signal RX_FIFO_RD_CLK : std_logic;
00092
00093
         signal RX_FIFO_RD_EN : std_logic;
00094
         signal TX_FIFO_WR_CLK : std_logic;
00095
         signal TX_FIFO_DIN : std_logic_vector(7 downto 0);
00096
         signal TX_FIFO_WR_EN : std_logic;
00097
         signal RAM_Start_Op : std_logic;
00098
          signal RAM_WE : std_logic;
00099
          signal RAM_ADDR : std_logic_vector(22 downto 0);
00100
          signal RAM_DIN : std_logic_vector(15 downto 0);
```

```
00101
00102
         -- Clock period definitions
        constant clk_period : time := 20ns;
00103
00104
00105 BEGIN
00106
          -- RAM_Op_Done
00107
00108 process(clk, reset)
00109 begin
        if reset = '0' then
00110
             RAM_Op_Done <= '0';</pre>
00111
00112
         elsif rising_edge(clk) then
            if RAM_Start_Op = '1' then
00113
                 RAM_Op_Done <= '1';</pre>
00114
00115
              else
                 RAM_Op_Done <= '0';</pre>
00116
             end if;
00117
         end if:
00118
00119 end process;
00120
00121
         -- Instantiate the Unit Under Test (UUT)
00122
         uut: Command_Handler PORT MAP (
00123
                clk => clk,
00124
                reset => reset,
00125
                Channel1_Config => Channel1_Config,
00126
                Channel2_Config => Channel2_Config,
00127
                Channel3_Config => Channel3_Config,
00128
                Channel4_Config => Channel4_Config,
00129
                Channel5_Config => Channel5_Config,
00130
                Channel6_Config => Channel6_Config,
00131
                Channel7_Config => Channel7_Config,
00132
                Channel8_Config => Channel8_Config,
00133
                RX_FIFO_RD_CLK => RX_FIFO_RD_CLK,
00134
                RX_FIFO_DOUT => RX_FIFO_DOUT,
00135
                RX_FIFO_RD_EN => RX_FIFO_RD_EN,
00136
                RX_FIFO_EMPTY => RX_FIFO_EMPTY,
00137
                TX_FIFO_WR_CLK => TX_FIFO_WR_CLK,
00138
                TX_FIFO_DIN => TX_FIFO_DIN,
00139
                TX_FIFO_WR_EN => TX_FIFO_WR_EN,
                                                => RAM_Start_Op,
00140
                   RAM_Start_Op
00141
                   RAM_Op_Done
                                             => RAM_Op_Done,
00142
                   RAM_WE
                                                      => RAM_WE,
00143
                   RAM_ADDR
                                                => RAM_ADDR,
00144
                   RAM_DOUT
                                               => RAM_DOUT,
00145
                   RAM_DIN
                                                 => RAM_DIN
00146
              );
00148
         -- Clock process definitions
         clk_process :process
00149
00150
         begin
00151
              wait for clk_period/2;
00152
              clk <= '1';
00153
00154
             wait for clk_period/2;
00155
         end process:
00156
00157
         -- Stimulus process
00158
         stim_proc: process
00159
00160
         begin
            -- hold reset state for 100ms.
00161
00162
             reset <= '0';
             RX_FIFO_EMPTY <= '1';
00163
00164
            wait for 100ns;
             reset <= '1';
00165
00166
             RX_FIFO_EMPTY <= '0';</pre>
00167
00168
             RX_FIFO_DOUT <= x"5A";</pre>
00169
              wait for 20ns;
00170
00171 -- config chan
00172 --
             RX_FIFO_EMPTY <= '1';</pre>
00173 --
              wait for 500ns;
             RX_FIFO_DOUT <= x"01";
RX_FIFO_EMPTY <= '0';
00174 --
00175 --
00176 --
             wait for 20ns;
00177 --
00178 --
             RX_FIFO_EMPTY <= '1';</pre>
00179 --
             wait for 500ns;
```

```
00180 --
               RX FIFO DOUT <= x"00";
00181 --
               RX_FIFO_EMPTY <= '0';
00182 --
               wait for 20ns;
00183 --
00184 --
               RX_FIFO_EMPTY <= '1';</pre>
00185 --
               wait for 500ns:
00186 --
               RX_FIFO_DOUT <= x"07";
               RX_FIFO_EMPTY <= '0';
00187 --
00188 --
               wait for 20ns;
00189 --
00190 --
               RX_FIFO_EMPTY <= '1';</pre>
00191 --
               wait for 500ns;
               RX_FIFO_DOUT <= x"01";
00192 --
00193 --
               RX_FIFO_EMPTY <= '0';
00194 --
               wait for 20ns;
00195 --
00196 --
               RX_FIFO_EMPTY <= '1';</pre>
00197 --
               wait for 500ns;
               RX_FIFO_DOUT <= x"1F";
RX_FIFO_EMPTY <= '0';
00198 --
00199 --
00200 --
               wait for 20ns;
00201 --
00202 --
               RX_FIFO_EMPTY <= '1';</pre>
00203 --
               wait for 500ns;
00204 --
               RX_FIFO_DOUT <= x"82";
00205 --
               RX_FIFO_EMPTY <= '0';</pre>
00206 --
               wait for 20ns;
00207
00208 -- SetWaveform
00209
               RX_FIFO_EMPTY <= '1';</pre>
00210
               wait for 500ns;
00211
               RX_FIFO_DOUT <= x"05";</pre>
               RX_FIFO_EMPTY <= '0';</pre>
00212
00213
               wait for 20ns;
00214
00215
               RX_FIFO_EMPTY <= '1';</pre>
00216
               wait for 500ns;
00217
               RX_FIFO_DOUT <= x"00";
00218
               RX_FIFO_EMPTY <= '0';</pre>
00219
               wait for 20ns;
00220
00221
               RX_FIFO_EMPTY <= '1';</pre>
00222
               wait for 500ns;
00223
               RX_FIFO_DOUT <= x"0B";</pre>
00224
               RX_FIFO_EMPTY <= '0';</pre>
00225
               wait for 20ns;
00226
               RX_FIFO_EMPTY <= '1';</pre>
00227
00228
               wait for 500ns;
               RX_FIFO_DOUT <= x"01";</pre>
00229
               RX_FIFO_EMPTY <= '0';</pre>
00230
00231
               wait for 20ns;
00232
               RX_FIFO_EMPTY <= '1';</pre>
00233
00234
               wait for 500ns;
               RX_FIFO_DOUT <= x"01";
00235
               RX_FIFO_EMPTY <= '0';
00236
00237
               wait for 20ns;
00238
               RX_FIFO_EMPTY <= '1';</pre>
00239
00240
               wait for 500ns;
               RX_FIFO_DOUT <= x"12";
00241
               RX_FIFO_EMPTY <= '0';
00242
00243
               wait for 20ns;
00244
               RX_FIFO_EMPTY <= '1';</pre>
00245
00246
               wait for 500ns;
               RX_FIFO_DOUT <= x"34";
RX_FIFO_EMPTY <= '0';
00247
00248
00249
               wait for 20ns;
00250
00251
               RX_FIFO_EMPTY <= '1';</pre>
00252
               wait for 500ns;
               RX_FIFO_DOUT <= x"56";
RX_FIFO_EMPTY <= '0';
00253
00254
00255
               wait for 20ns;
00256
00257
               RX_FIFO_EMPTY <= '1';</pre>
00258
               wait for 500ns;
```

```
00259
              RX FIFO DOUT <= x"78";
              RX_FIFO_EMPTY <= '0';
00260
00261
              wait for 20ns;
00262
00263
              RX FIFO EMPTY <= '1';
00264
              wait for 500ns;
              RX_FIFO_DOUT <= x"FF";
RX_FIFO_EMPTY <= '0';
00265
00266
00267
              wait for 20ns;
00268
00269
00270
00271
00272
            wait for clk_period*10;
00273
00274
            -- insert stimulus here
00275
00276
            wait:
00277
         end process;
00278
00279 END:
```

DAC Module.vhd

```
00002 -- Company:
00003 -- Engineer:
00004 --
                       19:44:35 01/27/2012
00006 -- Design Name:
00007 -- Module Name:
                        ADC_Module - Behavioral
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 -- Dependencies:
00014 --
00015 -- Revision:
00016 -- Revision 0.01 - File Created
00017 -- Additional Comments:
00018 --
00019 -----
00020 library IEEE;
00021 use IEEE.STD_LOGIC_1164.ALL;
00022 use IEEE.STD_LOGIC_ARITH.ALL;
00023 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00024
00025 ---- Uncomment the following library declaration if instantiating
00026 ---- any Xilinx primitives in this code.
00027 --library UNISIM;
00028 --use UNISIM.VComponents.all;
00029
00030 use work.DAC_Module_pkg.all;
00031
00032 entity DAC_Module is
00033 Port ( clk
                                          : in STD_LOGIC;
00034
               reset
                                            : in STD_LOGIC;
                                               : in STD_LOGIC_VECTOR(7 downto 0); -- Pulse for single
00035
                   Stimulation
      stim, Hold for multi stim
stimulation active for channels 1-4
                                               : out STD_LOGIC_VECTOR(3 downto 0); -- shows
                   Init_Complete
                                             : out STD_LOGIC;
00038
00039
                    -- SPI Signals
                   SPI_CLK
00040
                                               : out STD_LOGIC;
00041
                                                : out STD_LOGIC;
00042
                MOSI
                                              : out STD_LOGIC;
00043
00044
                    -- RAM_Module Control
                    RAM_Start_Op
00045
                                              : out STD_LOGIC;
00046
                    RAM_Op_Done
                                              : in STD_LOGIC;
00047
                    RAM_WE
                                                : out STD_LOGIC;
00048
                    RAM_ADDR
                                              : out STD_LOGIC_VECTOR(22 downto 0);
00049
                    RAM_DOUT
                                              : in STD_LOGIC_VECTOR(15 downto 0);
```

```
00050
                  RAM DIN
                                             : out STD_LOGIC_VECTOR(15 downto 0);
00051
                   -- RAM_Arbiter
00052
                                         : out STD_LOGIC_VECTOR(3 downto 0);
: out STD_LOGIC;
00053
                   RAM_Bus_Request
                   RAM_Bus_Busy
00054
                                         : in STD_LOGIC_VECTOR(3 downto 0)
00055
                   RAM_Bus_Grant
00056
                   );
00057 end DAC_Module;
00058
00059 architecture Behavioral of DAC_Module is
00060
00061 ----
00062 ----- DAC_Channel ------
00063 -----
00064 signal Channel1_SPI_start
                                     : STD_LOGIC;
                                        : STD_LOGIC_VECTOR(31 downto 0);
00065 signal Channel1_SPI_data_reg
                                   : SID_LOGIC_
: STD_LOGIC;
00066 signal Channel1_SPI_Bus_Busy
                                         : STD_LOGIC_VECTOR(15 downto 0);
00067 signal Channell_RAM_Offset
                                     : STD_LOGIC_VECTOR(3 downto 0);
00068 signal Channel1_DAC_Address
00069 signal Channell_RAM_Bus_Busy
                                    : STD_LOGIC;
: STD_LOGIC;
00070 signal Channel1_RAM_Start_Op
                                          : STD_LOGIC;
00071 signal Channel1_RAM_WE
00072 signal Channel1_RAM_ADDR
                                      : STD_LOGIC_VECTOR(22 downto 0);
00073 signal Channel1_RAM_DIN
                                         : STD_LOGIC_VECTOR(15 downto 0);
00074
00075 signal Channel2_SPI_start
                                       : STD_LOGIC;
                                    : STD_LOGIC_VECTOR(31 downto 0);
: STD_LOGIC;
00076 signal Channel2_SPI_data_reg
00077 signal Channel2_SPI_Bus_Busy
00078 signal Channel2_RAM_Offset 00079 signal Channel2_DAC_Address
                                         : STD_LOGIC_VECTOR(15 downto 0);
                                      : STD_LOGIC_VECTOR(3 downto 0);
                                     : STD_LOGIC;
00080 signal Channel2_RAM_Bus_Busy
00081 signal Channel2_RAM_Start_Op
                                       : STD_LOGIC;
00082 signal Channel2_RAM_WE
                                         : STD_LOGIC;
                                      : STD_LOGIC_VECTOR(22 downto 0);
00083 signal Channel2_RAM_ADDR
00084 signal Channel2_RAM_DIN
                                        : STD_LOGIC_VECTOR(15 downto 0);
00085
00086 signal Channel3_SPI_start
                                      : STD LOGIC:
                                    : STD_LOGIC_VECTOR(31 downto 0);
: STD_LOGIC;
00087 signal Channel3_SPI_data_reg
00088 signal Channel3_SPI_Bus_Busy
00089 signal Channel3_RAM_Offset
                                          : STD_LOGIC_VECTOR(15 downto 0);
00090 signal Channel3_DAC_Address
                                     : STD_LOGIC_VECTOR(3 downto 0);
                                    : STD_LOGIC;
: STD_LOGIC;
00091 signal Channel3_RAM_Bus_Busy
00092 signal Channel3_RAM_Start_Op
00093 signal Channel3_RAM_WE
                                          : STD LOGIC:
00094 signal Channel3_RAM_ADDR
                                      : STD_LOGIC_VECTOR(22 downto 0);
00095 signal Channel3_RAM_DIN
                                         : STD_LOGIC_VECTOR(15 downto 0);
                                     : STD_LOGIC;
00097 signal Channel4_SPI_start
                                    : STD_LOGIC_VECTOR(31 downto 0);
: STD_LOGIC;
00098 signal Channel4_SPI_data_reg
00099 signal Channel4_SPI_Bus_Busy
                                          : STD_LOGIC_VECTOR(15 downto 0);
00100 signal Channel4_RAM_Offset
                                     : STD_LOGIC_VECTOR(3 downto 0);
00101 signal Channel4_DAC_Address
                                     : STD_LOGIC;
00102 signal Channel4_RAM_Bus_Busy
00103 signal Channel4_RAM_Start_Op
                                        : STD_LOGIC;
00104 signal Channel4_RAM_WE
                                         : STD_LOGIC;
                                      : STD_LOGIC_VECTOR(22 downto 0);
: STD_LOGIC_VECTOR(15 downto 0);
00105 signal Channel4_RAM_ADDR
00106 signal Channel4_RAM_DIN
00107
00108 component DAC_Channel
00109 Port ( clk
                                        : in STD_LOGIC;
          reset
                                           : in STD_LOGIC;
00110
                  Stimulation
                                             : in STD_LOGIC; -- Pulse to single stim, Hold to multi
00111
      stim
                                : out STD_LOGIC;
: in STD_LOGIC_VECTOR(15 downto 0); -- Provides the
00112
                 Stim_Active
RAM_Offset
starting location for RAM access for the channel
                                             : in STD_LOGIC_VECTOR(3 downto 0);
00115
                   -- SPI Signals
00116
                   SPI_start
00117
                                                : out STD LOGIC;
                                       : out STD_LOGIC_VECTOR(31 downto 0);
               SPI data
00118
                                           : in STD_LOGIC;
00119
                   SPI_Done
00120
00121
                   -- SPI_Arbiter
                   SPI_Bus_Request : out STD_LOGIC;
SPI_Bus_Busy : out STD_LOGIC;
SPI_Bus_Crapt
                  SPI_Bus_Request
00122
00123
                                           : in STD_LOGIC;
00124
                   SPI_Bus_Grant
00125
00126
                   -- RAM Module Control
```

```
RAM_Start_Op : out STD_LOGIC;
RAM_Op_Done : in STD_LOGIC;
RAM_WE : out STD_LOGIC;
RAM_ADDR : out STD_LOGIC_VECTOR(22 downto 0);
RAM_DOUT
00127
00128
00129
00130
                                 RAM_ADDR
                                                                              : in STD_LOGIC_VECTOR(15 downto 0);
00131
                                  RAM_DOUT
                                 RAM_DIN
00132
                                                                                : out STD_LOGIC_VECTOR(15 downto 0);
00133
                                  -- RAM Arbiter
00134
                                 RAM_Bus_Request : out STD_LOGIC;
RAM_Bus_Busy : out STD_LOGIC;
RAM_Bus_Grant : in STD_LOGIC
00135
00136
00137
00138
                                  );
00139 end component;
00140
00141
00142 --
00143 ------ DAC_Init ------
00144 -----
00148
00149 component DAC_Init
00150 Port ( clk
                                                                        : in STD_LOGIC;
                             reset : in STD_LOGIC;
Init_Complete : out STD_LOGIC;
                    reset
00151
00152
00153
00154
                                  -- SPI Signals
                                00155
                           SPI_data
00156
00157
00158
00159
                                  -- SPI_Arbiter
00164 end component;
00165
00166
00167 -----
00168 ----- SPI ------
00170 signal SPI_Start
                                                                          : STD_LOGIC;
: STD_LOGIC_VECTOR(31 downto 0);
00171 signal SPI_Done
00172 signal SPI_data_reg
                                                     00174 signal SPI_Bus_Request
00175 signal SPI_Bus_Busy
00176 signal SPI_Bus_Grant
00178 component SPI -- Only supports sending 32 bits
                                                                               : in STD_LOGIC_VECTOR(31 downto 0);
00179 Port ( data_reg
00180
                    SPI_start
CLK
                                                                              : in STD_LOGIC;
                                                                                : in STD_LOGIC;
: in STD_LOGIC;
00181
00182
                          rst
                        CS
MOSI
SPI_Done
00183
                                                                                   : out STD LOGIC:
                                                                                : out STD_LOGIC;
00184
                                                                               : out STD_LOGIC;
00185
00186
00187
                          -- SPI_Arbiter
                SPI_Bus_Request : in STD_LOGIC_VECTOR(7 downto 0);
SPI_Bus_Busy : in STD_LOGIC;
SPI_Bus_Grant : out STD_LOGIC_VECTOR(7 downto 0)
);
00188
00189
00190
00191
00192 end component;
00193
00194 -----
00195 ----- Clock_Divider -----
00196 -----
00197
colong colo
00202
00203 component Clock_Divider
00204 Port ( clk_in : in STD_LOGIC;
00205
                             reset : in STD_LOGIC;
```

```
divide_count : in STD_LOGIC_VECTOR(7 downto 0);
00206
               clk_out : out STD_LOGIC);
00207
00208 end component;
00209
00210
00211
00212 begin
00213
00214 --
00215 ----- RAM_Module -----
00216 ----
00217 RAM_Start_Op <= Channel1_RAM_Start_Op when
     Channel1_RAM_Bus_Busy = '1' else
00218
                           Channel2_RAM_Start_Op when
     Channel2_RAM_Bus_Busy = '1' else
00219
                           Channel3_RAM_Start_Op when
     Channel3_RAM_Bus_Busy = '1' else
                           Channel4_RAM_Start_Op;
00220
00221
00222 RAM WE
                     <= Channel1_RAM_WE when
     Channel1_RAM_Bus_Busy = '1' else
     Channel2_RAM_Bus_Busy = '1' else
00223
00224
                           Channel3_RAM_WE when
     Channel3_RAM_Bus_Busy = '1' else
00225
                           Channel4_RAM_WE;
00226
00227 RAM ADDR
                   <= Channel1_RAM_ADDR when
     Channel1_RAM_Bus_Busy = '1' else
00228
                            Channel2_RAM_ADDR when
     Channel2_RAM_Bus_Busy = '1' else
00229
                           Channel3_RAM_ADDR when
     Channel3_RAM_Bus_Busy = '1' else
00230
                           Channel4_RAM_ADDR;
00231
00232 RAM_DIN
                    <= Channel1_RAM_DIN when
     Channel1_RAM_Bus_Busy = '1' else
00233
                            Channel2_RAM_DIN when
     Channel2_RAM_Bus_Busy = '1' else
00234
                           Channel3_RAM_DIN when
     Channel3_RAM_Bus_Busy = '1' else
00235
                            Channel4_RAM_DIN;
00236
00237 RAM_Bus_Busy <= Channel1_RAM_Bus_Busy or
00238
                           Channel2_RAM_Bus_Busy or
00239
                            Channel3_RAM_Bus_Busy or
                            Channel4_RAM_Bus_Busy;
00240
00241
00242
00243
00244
           ----- SPI -----
00245 -----
00246 SPI_Start
                  <= Init_SPI_start when
     Init_SPI_Bus_Busy = '1' else
00247
                                Channel1_SPI_start when
     Channel1_SPI_Bus_Busy = '1' else
00248
                                Channel2_SPI_start when
     Channel2_SPI_Bus_Busy = '1' else
00249
                                Channel3 SPI start when
     Channel3_SPI_Bus_Busy = '1' else
00250
                                Channel4 SPI start:
00251
00252 SPI_data_reg <= Init_SPI_data_reg when
     Init_SPI_Bus_Busy = '1' else
00253
                                Channel1_SPI_data_reg when
     Channel1_SPI_Bus_Busy = '1' else
00254
                                Channel2_SPI_data_reg when
     Channel2_SPI_Bus_Busy = '1' else
00255
                                Channel3_SPI_data_reg when
     Channel3_SPI_Bus_Busy = '1' else
00256
                                Channel4_SPI_data_reg;
00257
00258 SPI_Bus_Busy
                       <= Init_SPI_Bus_Busy or
00259
                                Channel1_SPI_Bus_Busy or
00260
                                Channel2_SPI_Bus_Busy or
00261
                                Channel3_SPI_Bus_Busy or
00262
                                Channel4_SPI_Bus_Busy;
00263
00264 SPI CLK
                        <= Clock_Divider_200ns;
```

```
00265
00266 SPI_Module : SPI
00267 port map(
00268
                                  => SPI_data_req,
       data req
        SPI_start
00269
                                 => SPI start.
00270
       CLK
                                     => Clock_Divider_200ns,
00271
                                   => reset.
        rst
00272
                                   => CS,
=> MOSI,
        CS
       MOST
00273
                                  => SPI_Done,
00274
       SPI_Done
00275
       SPI_Bus_Request
SPI_Bus_Busy
SPI_Bus_Grant
00276
                              => SPI_Bus_Request,
                                  => SPI_Bus_Busy,
=> SPI_Bus_Grant
00277
       SPI_Bus_Grant
00278
00279
       );
00280
00281 -----
00282 ------ DAC_Init ------
00283 -----
00284
00285 Init_DAC : DAC_Init
00285 INTO______
00286 port map(
     clk
                                   => clk.
                                 => reset,
00288
       reset
00289
       Init_Complete
                                 => Init_Complete,
00290
00291
        -- SPI Signals
       SPI_start
00292
                                    => Init_SPI_start,
00293
       SPI_data
                                        => Init_SPI_data_reg,
00294
        SPI_Done
                                     => SPI_Done,
00295
00296
        -- SPI_Arbiter
       00297
00298
00299
00300
       );
00301
00302
00304 ----- DAC_Channell -----
00306 Channel1_RAM_Offset <= x"00000";
00307 Channel1_DAC_Address <= "0000";
00308
00309 Channel_1 : DAC_Channel
00310 port map(
00311
     clk
                                   => clk,
00312
       reset
                                  => reset,
       Stimulation
00313
                                  => Stimulation(0),
00314
        Stim_Active
                                   => Stim_Active(0),
                                   => Channel1_RAM_Offset,
00315
       RAM_Offset
                                   => Channel1_DAC_Address,
00316
       DAC_Address
00317
00318
        -- SPI Signals
00319
       SPI_start
                                   => Channel1_SPI_start,
        SPI_data
                                     => Channell_SPI_data_reg,
00320
                                     => SPI_Done,
00321
        SPI Done
00322
        -- SPI_Arbiter
00323
        SPI_Bus_Request => SPI_Bus_Request(0),
SPI_Bus_Busy => Channel1_SPI_Bus
SPI_Bus_Crant(0)
00324
00325
                                 => Channel1_SPI_Bus_Busy,
        SPI_Bus_Grant
                                 => SPI_Bus_Grant(0),
00326
00327
00328
        -- RAM Module Control
        RAM_Start_Op
                                  => Channel1_RAM_Start_Op,
00329
                                   => RAM_Op_Done,
=> Channel1_RAM_WE,
        RAM_Op_Done
00330
        RAM_WE
00331
00332
        RAM_ADDR
                                     => Channel1_RAM_ADDR,
                                     => RAM_DOUT,
00333
        RAM DOUT
        RAM_DIN
                                   => Channel1_RAM_DIN,
00334
00335
       -- RAM_Arbiter
RAM_Bus_Request
RAM_Bus_Busy
00336
                            00337
00338
00339
00340
       );
00341
00342 -----
00343 ----- DAC_Channel2 -----
```

```
00344 -----
00347
00348 Channel_2 : DAC_Channel
00349 port map(
00350
                                      => clk.
        clk
                                     => reset,
00351
        reset
        Stimulation
00352
                                      => Stimulation(1),
                                      => Stim_Active(1),
00353
        Stim Active
        RAM_Offset
DAC_Address
                                      => Channel2_RAM_Offset,
=> Channel2_DAC_Address,
00354
00355
00356
        -- SPI Signals
00357
        SPI_start
                                        => Channel2_SPI_start,
00358
                                         => Channel2_SPI_data_reg,
00359
        SPI data
                                         => SPI_Done,
00360
        SPI_Done
00361
        -- SPI_Arbiter
00362
        SPI_Bus_Request
SPI_Bus_Busy
CDT_Bus_Crant
                                 => SPI_Bus_Request(1),
00363
                                  => Channel2_SPI_Bus_Busy,
00364
00365
        SPI_Bus_Grant
                                    => SPI_Bus_Grant(1),
00366
        -- RAM_Module Control
00367
        RAM_Start_Op
00368
                                     => Channel2_RAM_Start_Op,
                                      => RAM_Op_Done,
=> Channel2_RAM_WE,
00369
         RAM_Op_Done
00370
         RAM_WE
                                         => Channel2_RAM_ADDR,
00371
         RAM ADDR
00372
         RAM_DOUT
                                         => RAM_DOUT,
00373
         RAM_DIN
                                      => Channel2_RAM_DIN,
00374
00375
        -- RAM_Arbiter
        RAM_Bus_Request => RAM_Bus_Request(1),
RAM_Bus_Busy => Channel2_RAM_Bus_Busy,
RAM_Bus_Grant => RAM_Bus_Grant(1)
00376
00377
00378
00379
        );
00380
00381
00382 -----
00383 ----- DAC_Channel3 ------
00387
00388 Channel_3 : DAC_Channel
00389 port map(
00390
     clk
                                      => clk,
00391
       reset
                                     => reset,
00392
       Stimulation
                                      => Stimulation(2),
00393
        Stim_Active
                                      => Stim_Active(2),
                                       => Channel3_RAM_Offset,
00394
        RAM_Offset
                                      => Channel3_DAC_Address,
00395
        DAC_Address
00396
00397
        -- SPI Signals
00398
        SPI_start
                                       => Channel3_SPI_start,
        SPI_data
                                         => Channel3_SPI_data_reg,
00399
                                         => SPI_Done,
00400
        SPI Done
00401
         -- SPI_Arbiter
00402
        SPI_Bus_Request
SPI_Bus_Busy
00403
                             => SPI_Bus_Request(2),
00404
                                    => Channel3_SPI_Bus_Busy,
00405
        SPI_Bus_Grant
                                    => SPI_Bus_Grant(2),
00406
00407
         -- RAM Module Control
        RAM_Start_Op
                                     => Channel3_RAM_Start_Op,
00408
         RAM_Op_Done
00409
                                      00410
         RAM WE
                                         => Channel3_RAM_ADDR,
00411
         RAM_ADDR
                                         => RAM_DOUT,
00412
         RAM DOUT
                                     => Channel3_RAM_DIN,
        RAM_DIN
00413
00414
        -- RAM_Arbiter
RAM_Bus_Request
RAM_Bus_Busy
00415
                                 => RAM_Bus_Request(2),
00416
                                  => Channel3_RAM_Bus_Busy,
=> RAM_Bus_Grant(2)
00417
00418
         RAM_Bus_Grant
00419
        );
00420
00421
00422 -----
```

```
00423 ----- DAC_Channel4 ------
00427
00428 Channel_4 : DAC_Channel
00429 port map(
00430
                 clk
                                                                                             => clk.
00431
                                                                                         => reset,
                   reset
00432
                   Stimulation
                                                                                            => Stimulation(3),
00433
                    Stim_Active
                                                                                             => Stim_Active(3),
                                                                                               => Channel4_RAM_Offset,
00434
                    RAM Offset
                                                                                             => Channel4_DAC_Address,
00435
                   DAC_Address
00436
                     -- SPI Signals
00437
                   SPI_start
                                                                                                 => Channel4_SPI_start,
00438
00439
                    SPI_data
                                                                                                    => Channel4_SPI_data_reg,
00440
                     SPI_Done
                                                                                                    => SPI_Done,
00441
00442
                     -- SPI_Arbiter
                                                                        => SPI_Bus_Request(3),
00443
                    SPI_Bus_Request
00444
                     SPI_Bus_Busy
                                                                                          => Channel4_SPI_Bus_Busy,
                                                                                         => SPI_Bus_Grant(3),
00445
                     SPI_Bus_Grant
00446
                     -- RAM_Module Control
00447
                    RAM_Start_Op
00448
                                                                                           => Channel4_RAM_Start_Op,
00449
                     RAM_Op_Done
                                                                                              => RAM_Op_Done,
00450
                     RAM_WE
                                                                                                        => Channel4 RAM WE.
00451
                     RAM_ADDR
                                                                                                    => Channel4_RAM_ADDR,
                                                                                                    => RAM_DOUT,
00452
                     RAM_DOUT
00453
                     RAM_DIN
                                                                                          => Channel4_RAM_DIN,
00454
00455
                     -- RAM_Arbiter
                     -- RAM_Arbiter => RAM_Bus_Request (3),
RAM_Bus_Request => Channel4 RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM_Bus_RAM
00456
                                                                                   => Channel4_RAM_Bus_Busy,
=> RAM_Bus_Grant(3)
00457
                     RAM_Bus_Busy
00458
                     RAM_Bus_Grant
00459
00460
00461
00462
00464 ------ Clock_Divider - 200ns ------
00466 ADC_divide_count_200ns <= x"04";
00468 CLK_200ns : Clock_Divider
00469 port map(
00470
               clk_in
                                                                                                => clk,
00471
                                                                                                  => reset,
                    reset
00472
                   divide_count
                                                                                             => ADC_divide_count_200ns,
00473
                   clk_out
                                                                                                      => Clock_Divider_200ns
00474
                   );
00475
00476 end Behavioral;
```

DAC_Module_main_states.vhd

```
00001 -----
00002 -- Company:
00003 -- Engineer:
00004 --
00005 -- Create Date:
00006 -- Design Name:
00007 -- Module Name:
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 --
00014 --
00015 -- Dependencies:
00016 --
00017 -- Revision:
```

```
00018 --
00019 -- Additional Comments:
00020 --
00021 ---
00022 library IEEE;
00023 use IEEE.STD LOGIC 1164.ALL;
00024 use IEEE.numeric_std.all;
00025 -- use IEEE.STD LOGIC ARITH.ALL:
00026 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00027
00028 use work.DAC Module pkg.all;
00029
00030 ---- Uncomment the following library declaration if instantiating
00031 ---- any Xilinx primitives in this code.
00032 library UNISIM;
00033 use UNISIM.VComponents.all;
00034
00035 entity DAC_Module_states is
00036 Port ( clk
                                           : in STD_LOGIC;
00037
                                             : in STD_LOGIC;
00038
                  DAC_Module_start
                                               : in STD_LOGIC;
                                                                            --start S.M. into
     motion
00039
                 SPI_Done
                                                   : in STD_LOGIC;
                                                : in STD_LOGIC;
00040
                  RAM_Op_Done
00041
                 RAM_Bus_Grant
                                             : in STD_LOGIC;
                                                : in STD_LOGIC;
: in STD_LOGIC_VECTOR(7 downto 0);
00042
                  --continuous
00043
                 count
00044
                  time_count
                                                : in STD_LOGIC_VECTOR(15 downto 0);
00045
                 time_val
                                                  : in STD_LOGIC_VECTOR(15 downto 0);
                                              : in STD_LOGIC_VECTOR(7 downto 0);
00046
                  sample_count
                                               : in STD_LOGIC_VECTOR(7 downto 0);
: out STD_LOGIC_VECTOR(25 downto 0) -- flags to enable
00047
                 num_samples
00048
                  async_flags
     functions
00049
00050 end DAC_Module_states;
00051
00052 architecture Behavioral of DAC_Module_states is
00053
00054
             --Control signals
00055
00056 signal curr_state : std_logic_vector(7 downto 0) := INIT; -- FSM current state 00057 signal next_state : std_logic_vector(7 downto 0) := INIT; -- FSM next state
00058
00059 begin
00060 -----
00061
             -- synchronous part of state machine here
00062 data_in_latch: process(clk, rst_n)
00063 begin
00064 if rst_n = '0' then
00065
             curr_state <= INIT;</pre>
       elsif rising_edge(clk) then
00066
00067
         curr_state <= next_state;
00068 end if;
00069 end process;
00070
              -- async part of state machine to set function flags
00071
00072 DAC_Module_state: process(rst_n, curr_state,
     sample_count, num_samples, DAC_Module_start)
00073 begin
       if rst_n = '0' then
00074
             async_flags <= (others => '0');
00075
00076
        else
             async_flags <= (others => '0');
00077
00078
              case curr_state is
00079
                 when INIT =>
                     async_flags(RESET_OP_SET_FLAG) <= '1';</pre>
00080
                      async_flags(RESET_COUNT_FLAG) <= '1';</pre>
00081
00082
                 when RESET_OP_START =>
00083
                   async_flags(START_FLAG) <= '1';</pre>
00084
                      async_flags(INC_COUNT_FLAG) <= '1';</pre>
00085
00086
                  when RESET_OP_WAIT =>
00087
                      async_flags(RESET_COUNT_FLAG) <= '1';</pre>
00088
                  when RESET_OP_COMPLETE => -- due to different clock rate the SPI_Start signal is held high
     throughout the op. SPI waits for SPI_Start to go low
00089
                     async_flags(INTERNAL_REF_REG_SET_FLAG) <= '1';</pre>
00090
00091
                  when INTERNAL_REF_REG_START =>
                      async_flags(START_FLAG) <= '1';
00092
```

```
async flags(INC COUNT FLAG) <= '1';
00093
                  when INTERNAL_REF_REG_WAIT =>
00094
00095
                     async_flags(RESET_COUNT_FLAG) <= '1';
00096
                  when INTERNAL_REF_REG_COMPLETE =>
00097
                     async_flags(LDAC_REG_SET_FLAG) <= '1';</pre>
00098
                  when LDAC REG START =>
00099
                     async_flags(START_FLAG) <= '1';</pre>
00100
                      async_flags(INC_COUNT_FLAG) <= '1';</pre>
00101
00102
                  when LDAC REG WAIT =>
                     async_flags(RESET_COUNT_FLAG) <= '1';
00103
00104
                  when LDAC REG COMPLETE =>
                     async_flags(POWER_DAC_SET_FLAG) <= '1';</pre>
00105
00106
                  when POWER_DAC_START =>
00107
                     async_flags(START_FLAG) <= '1';</pre>
00108
00109
                      async_flags(INC_COUNT_FLAG) <= '1';</pre>
00110
                  when POWER_DAC_WAIT =>
                     async_flags(RESET_COUNT_FLAG) <= '1';</pre>
00111
00112
                  when POWER_DAC_COMPLETE =>
00113
                     async_flags(CLEAR_CODE_SET_FLAG) <= '1';</pre>
00114
00115
                  when CLEAR_CODE_START =>
00116
                     async_flags(START_FLAG) <= '1';</pre>
00117
                      async_flags(INC_COUNT_FLAG) <= '1';</pre>
00118
                  when CLEAR_CODE_WAIT =>
00119
                     async_flags(RESET_COUNT_FLAG) <= '1';</pre>
00120
00121
                  when IDLE =>
00122
                     async_flags(IDLE_FLAG) <= '1';</pre>
00123
00124
                         ----- Adding read from memory states -----
00125
00126 -- Reply - num_samples
00127
                 when NUM_SAMPLES_BR_WAIT =>
                                                 -- wait for RAM_Bus_Grant
00128
                      async_flags(RAM_BUS_REQUEST_FLAG) <= '1';</pre>
00129
00130
                  when NUM_SAMPLES_1 =>
                                                               -- Start read from RAM for num_samples
00131
                    async_flags(RAM_BUS_BUSY_FLAG) <= '1';
                      async_flags(START_MEM_OP_FLAG) <= '1';</pre>
00132
                      async_flags(NUM_SAMPLES_RD_FLAG) <= '1';</pre>
00133
                      --async_flags(CLEAR_COUNT_FLAG) <= '1';
00135
                  when NUM_SAMPLES_2 =>
                                                                -- wait for RAM Op to complete
00137
                     async_flags(RAM_BUS_BUSY_FLAG) <= '1';</pre>
00138
                      async_flags(NUM_SAMPLES_CAPTURE_FLAG) <= '1';</pre>
00140
         -- Read Amplitude from RAM and write to TX_FIFO
                 when AMPLITUDE_BR_WAIT =>
00141
00142
                      async_flags(RAM_BUS_REQUEST_FLAG) <= '1';</pre>
00143
00144
                  when AMPLITUDE_1 =>
                                                       -- Start read from RAM for Amplitude
                     async_flags(RAM_BUS_BUSY_FLAG) <= '1';
00145
                      async_flags(START_MEM_OP_FLAG) <= '1';
00146
                     async_flags(AMPLITUDE_RD_FLAG) <= '1';</pre>
00147
00148
00149
                  when AMPLITUDE 2 =>
                                                       -- wait for RAM Op to complete
                     async_flags(RAM_BUS_BUSY_FLAG) <= '1';</pre>
00150
                      async_flags(AMPLITUDE_CAPTURE_FLAG) <= '1';</pre>
00151
00152
          -- Read Time from RAM and write to TX_FIFO
00153
                 when TIME_BR_WAIT =>
00154
                      async_flags(RAM_BUS_REQUEST_FLAG) <= '1';</pre>
00155
00156
00157
                                                           -- Start read from RAM for Amplitude
                     async_flags(RAM_BUS_BUSY_FLAG) <= '1';</pre>
00158
                      async_flags(START_MEM_OP_FLAG) <= '1';
00159
00160
                     async_flags(TIME_RD_FLAG) <= '1';</pre>
00161
00162
                  when TIME 2 =>
                                                           -- wait for RAM Op to complete
                     async_flags(RAM_BUS_BUSY_FLAG) <= '1';
00163
                     async_flags(TIME_CAPTURE_FLAG) <= '1';</pre>
00164
00165
00166 -
                00167
00168
                  when SET_SAMPLE_DATA =>
00169
                     if sample_count = num_samples and
     DAC_Module_start = '0' then
00170
                         async_flags(VOLTAGE_DEFAULT_FLAG) <= '1';</pre>
```

```
00171
                       else
00172
                          async_flags(VOLTAGE_SET_FLAG) <= '1';</pre>
00173
                       end if;
00174
00175
                   when TX_START =>
                       async_flags(START_FLAG) <= '1';</pre>
00176
                       async_flags(INC_COUNT_FLAG) <= '1';</pre>
00177
00178
00179
                   when TX WAIT =>
                       async_flags(WAIT_FLAG) <= '1';
--async_flags(START_FLAG) <= '1';</pre>
00180
00181
                       async_flags(RESET_COUNT_FLAG) <= '1';</pre>
00182
00183
                   when WAIT_FOR_TIME =>
                                                               \mbox{--} adds delay to implement the \mbox{time} part of the
00184
     amplitude:time pair
00185
                       async_flags(TIME_COUNT_INC_FLAG) <= '1';</pre>
00186
                   when TX_COMPLETE =>
00187
00188
                       async_flags(TIME_COUNT_RESET_FLAG) <= '1';</pre>
00189
                        if sample_count = num_samples then
                            async_flags(SAMPLE_COUNT_RESET_FLAG) <= '1';</pre>
00190
00191
00192
                           async_flags(SAMPLE_COUNT_INC_FLAG) <= '1';</pre>
00193
                       end if;
00194
00195
                   when others =>
00196
                       async_flags <= (others => '0');
              end case;
00197
00198
         end if;
00199 end process;
00200 ----
00201
              -- DAC_Module state machine
00202 DAC_Module_asynch_state: process(rst_n, curr_state,
      DAC_Module_start, count, RAM_Op_Done, SPI_Done,
      time_count, time_val, sample_count, num_samples,
      RAM_Bus_Grant)
00203 begin
00204
        if rst_n = '0' then
00205
              next_state <= INIT;</pre>
00206
         else
00207
              case curr_state is
00208
00209
                   when INIT =>
00210
                       next_state <= RESET_OP_START;</pre>
00211
00212
                   when RESET_OP_START =>
00213
                       if count = 9 then
                            next_state <= RESET_OP_WAIT;</pre>
00214
00215
                        else
00216
                           next_state <= RESET_OP_START;</pre>
                       end if;
00217
                   when RESET_OP_WAIT =>
00218
                      if SPI_Done = '1' then
00219
                           next_state <= RESET_OP_COMPLETE;</pre>
00220
00221
00222
                           next_state <= RESET_OP_WAIT;</pre>
                       end if;
00223
                   when RESET_OP_COMPLETE =>
00224
                       if SPI Done = '0' then
00225
                            next_state <= INTERNAL_REF_REG_START;</pre>
00226
00227
00228
                           next_state <= RESET_OP_COMPLETE;</pre>
00229
                       end if:
00230
                   when INTERNAL_REF_REG_START =>
00231
00232
                       if count = 9 then
                            next_state <= INTERNAL_REF_REG_WAIT;</pre>
00233
00234
00235
                           next_state <= INTERNAL_REF_REG_START;</pre>
                       end if;
00236
00237
00238
                   when INTERNAL_REF_REG_WAIT =>
                      if SPT_Done = '1' then
next_state <= INTERNAL_REF_REG_COMPLETE;
00239
00240
00241
00242
                           next_state <= INTERNAL_REF_REG_WAIT;</pre>
00243
                       end if:
00244
                   when INTERNAL_REF_REG_COMPLETE =>
00245
                        if SPI_Done = '0' then
```

```
00246
                            next state <= LDAC REG START;</pre>
00247
                       else
00248
                           next_state <= INTERNAL_REF_REG_COMPLETE;</pre>
00249
                        end if:
00250
                   when LDAC_REG_START =>
00251
00252
                       if count = 9 then
                           next_state <= LDAC_REG_WAIT;</pre>
00253
00254
                       else
                           next_state <= LDAC_REG_START;</pre>
00255
                       end if;
00256
00257
                   when LDAC_REG_WAIT =>
00258
                       if SPI_Done = '1' then
00259
                            next_state <= LDAC_REG_COMPLETE;</pre>
00260
00261
                       next_state <= LDAC_REG_WAIT;
end if;</pre>
00262
00263
                   when LDAC_REG_COMPLETE =>
00264
                       if SPI_Done = '0' then
00265
                           next_state <= POWER_DAC_START;</pre>
00266
00267
00268
                           next_state <= LDAC_REG_COMPLETE;</pre>
00269
                       end if;
00270
00271
                   when POWER_DAC_START =>
                       if count = 9 then
00272
00273
                            next_state <= POWER_DAC_WAIT;</pre>
00274
00275
                           next_state <= POWER_DAC_START;</pre>
00276
                       end if;
00277
                   when POWER_DAC_WAIT =>
if SPI_Done = '1' then
00278
00279
00280
                            next_state <= POWER_DAC_COMPLETE;</pre>
00281
00282
                           next_state <= POWER_DAC_WAIT;</pre>
00283
                       end if;
00284
00285
                   when POWER_DAC_COMPLETE =>
00286
                       if SPI_Done = '0' then
00287
                            next_state <= CLEAR_CODE_START;</pre>
00288
00289
                            next_state <= POWER_DAC_COMPLETE;</pre>
00290
                       end if;
00291
00292
                   when CLEAR_CODE_START =>
00293
                       if count = 9 then
00294
                           next_state <= CLEAR_CODE_WAIT;</pre>
00295
00296
                          next_state <= CLEAR_CODE_START;</pre>
00297
                       end if;
00298
00299
                   when CLEAR CODE WAIT =>
00300
                       if SPI_Done = '1' then
                            next_state <= CLEAR_CODE_COMPLETE;</pre>
00301
00302
                        else
                           next state <= CLEAR CODE WAIT:
00303
                       end if;
00304
                   when CLEAR_CODE_COMPLETE =>
00305
                       if DAC_Module_start = '0' and SPI_Done = '0' then
00306
00307
                           next_state <= IDLE;</pre>
00308
                           next_state <= CLEAR_CODE_COMPLETE;</pre>
00309
                       end if;
00310
00311
00312
00313
                   when IDLE =>
                       if DAC_Module_start = '1' then
00314
                           next_state <= NUM_SAMPLES_BR_WAIT;</pre>
00315
00316
00317
                           next_state <= IDLE;</pre>
00318
                       end if;
00319
00320
                             ----- Adding read from memory states ------ Adding read from memory states
00321
00322 -- Reply - num_samples
                  when NUM_SAMPLES_BR_WAIT =>
if RAM_Bus_Grant = '1' then
00323
                                                     -- wait for RAM_Bus_Grant
00324
```

```
00325
                          next state <= NUM SAMPLES 1;</pre>
00326
                      else
00327
                          next state <= NUM SAMPLES BR WAIT;</pre>
00328
                      end if:
00329
00330
                  when NUM_SAMPLES_1 =>
                                                                 -- Start read from RAM for num samples
                      next_state <= NUM_SAMPLES_2;</pre>
00331
00332
                  when NUM_SAMPLES_2 =>
00333
                                                                 -- wait for RAM Op to complete
                      if RAM_Op_Done = '1' then
00334
                          next_state <= AMPLITUDE_BR_WAIT;</pre>
00335
00336
                       else
                         next_state <= NUM_SAMPLES_2;</pre>
00337
00338
                      end if;
00339
         -- Read Amplitude from RAM and write to TX_FIFO
00340
                  when AMPLITUDE_BR_WAIT =>
if RAM_Bus_Grant = '1' then
00341
                                                      -- wait for RAM_Bus_Grant
00342
                          next_state <= AMPLITUDE_1;</pre>
00343
00344
                       else
00345
                          next_state <= AMPLITUDE_BR_WAIT;</pre>
00346
                      end if;
00347
00348
                  when AMPLITUDE_1 =>
                                                        -- Start read from RAM for Amplitude
00349
                     next_state <= AMPLITUDE_2;</pre>
00350
00351
                  when AMPLITUDE_2 =>
                                                        -- wait for RAM Op to complete
                     if RAM_Op_Done = '1' then
00352
00353
                          next_state <= TIME_BR_WAIT;</pre>
00354
00355
                          next_state <= AMPLITUDE_2;</pre>
00356
                      end if;
00357
00358
          -- Read Time from RAM and write to TX_FIFO
00359
                  when TIME_BR_WAIT =>
                                                            -- wait for RAM_Bus_Grant
                      if RAM_Bus_Grant = '1' then
00360
00361
                          next_state <= TIME_1;</pre>
00362
00363
                          next_state <= TIME_BR_WAIT;</pre>
00364
                      end if;
00365
                  when TIME_1 =>
00366
                                                             -- Start read from RAM for Amplitude
                      next_state <= TIME_2;</pre>
00367
00368
00369
                  when TIME_2 =>
                                                             -- wait for RAM Op to complete
00370
                     if RAM_Op_Done = '1' then
                          next_state <= SET_SAMPLE_DATA;</pre>
00371
00372
                      else
00373
                          next_state <= TIME_2;</pre>
00374
                      end if;
00375
00376 -
                     ----- End read from memory states ------
00377
00378
                  when SET_SAMPLE_DATA =>
00379
                      next_state <= TX_START;</pre>
00380
00381
                  when TX START =>
                     if count = 9 then
00382
                          next_state <= TX_WAIT;</pre>
00383
00384
                      else
                          next_state <= TX_START;</pre>
00385
                      end if;
00386
00387
                  when TX WAIT =>
00388
                     if SPI_Done = '1' then
00389
                          next_state <= WAIT_FOR_TIME;</pre>
00390
00391
00392
                          next_state <= TX_WAIT;</pre>
                      end if:
00393
00394
                  when WAIT_FOR_TIME =>
00395
                                                            -- adds delay to implement the time part of the
     amplitude:time pair
00396
                     if time_count = time_val then
00397
                          next_state <= TX_COMPLETE;</pre>
00398
00399
                          next_state <= WAIT_FOR_TIME;</pre>
00400
                      end if:
00401
00402
                 when TX_COMPLETE =>
```

```
00403
                      if sample_count = num_samples and
     DAC_Module_start = '0' then
                         next_state <= IDLE;</pre>
00404
00405
                      elsif sample_count = num_samples and
     DAC_Module_start = '1' then
                         next_state <= NUM_SAMPLES_1;</pre>
00406
00407
                      else
00408
                       next_state <= AMPLITUDE_1;</pre>
                     end if;
00409
00410
                when OTHERS =>
00411
00412
                     next_state <= IDLE;</pre>
00413
            end case:
       end if;
00414
00415 end process;
00416
00417
00418 end Behavioral;
00419
```

DAC Module pkg.vhd

```
00002 -- Company:
00003 -- Engineer:
00005 -- Create Date:
00006 -- Design Name:
00007 -- Module Name:
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 --
00014 --
00015 -- Dependencies:
00016 --
00017 -- Revision:
00018 --
00019 -- Additional Comments:
00020 --
00021 -----
00022 library IEEE;
00023 use IEEE.STD_LOGIC_1164.ALL;
00024 use IEEE.numeric_std.all;
00025 --use IEEE.STD_LOGIC_ARITH.ALL;
00026 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00027
00028 package DAC_Module_pkg is
00029
00030
00031 constant INIT
                                                  : STD LOGIC VECTOR(7 downto 0) := x"00";
00032
                                                 : STD_LOGIC_VECTOR(7 downto 0) := x"01";
00033 constant TX START
                                                   : STD_LOGIC_VECTOR(7 downto 0) := x"02";
00034 constant TX_WAIT
00035
00036 constant RESET_OP_START
                                                : STD_LOGIC_VECTOR(7 downto 0) := x"04";
00037 constant RESET_OP_WAIT
                                             : STD_LOGIC_VECTOR(7 downto 0) := x"05";
                                            : STD_LOGIC_VECTOR(7 downto 0) := x"06";
00038 constant RESET_OP_COMPLETE
00039 constant INTERNAL_REF_REG_START
                                            : STD_LOGIC_VECTOR(7 downto 0) := x"07";
00040 constant INTERNAL_REF_REG_WAIT
                                        : STD_LOGIC_VECTOR(7 downto 0) := x"08";
00041 constant INTERNAL_REF_REG_COMPLETE : STD_LOGIC_VECTOR(7 downto 0) := x"09";
00042 constant LDAC_REG_START
                                                : STD_LOGIC_VECTOR(7 downto 0) := x"10";
00043 constant LDAC_REG_WAIT
                                             : STD_LOGIC_VECTOR(7 downto 0) := x"11";
00044 constant LDAC_REG_COMPLETE
                                            : STD_LOGIC_VECTOR(7 downto 0) := x"12";
00045 constant POWER_DAC_START
                                           : STD_LOGIC_VECTOR(7 downto 0) := x"13";
00046 constant POWER_DAC_WAIT
                                              : STD_LOGIC_VECTOR(7 downto 0) := x"14";
00047 constant POWER_DAC_COMPLETE
                                           : STD_LOGIC_VECTOR(7 downto 0) := x"15";
00048 constant CLEAR_CODE_START
                                              : STD_LOGIC_VECTOR(7 downto 0) := x"16";
00049 constant CLEAR_CODE_WAIT
                                           : STD_LOGIC_VECTOR(7 downto 0) := x"17";
00050 constant CLEAR_CODE_COMPLETE
                                          : STD_LOGIC_VECTOR(7 downto 0) := x"18";
00051 constant SET_SAMPLE_DATA
                                           : STD_LOGIC_VECTOR(7 downto 0) := x"19";
00053 constant IDLE
                                                  : STD_LOGIC_VECTOR(7 downto 0) := x"20";
```

```
00054
00055 constant NUM_SAMPLES_BR_WAIT : STD_LOGIC_VECTOR(7 downto 0) := x"50";
                                            : STD_LOGIC_VECTOR(7 downto 0) := x*51";
: STD_LOGIC_VECTOR(7 downto 0) := x*52";
00056 constant NUM SAMPLES 1
00057 constant NUM_SAMPLES_2
                                              : STD_LOGIC_VECTOR(7 downto 0) := x"60";
00058 constant AMPLITUDE_BR_WAIT
                                               : STD_LOGIC_VECTOR(7 downto 0) := x"61";
00059 constant AMPLITUDE_1
00060 constant AMPLITUDE_2
                                                 : STD_LOGIC_VECTOR(7 downto 0) := x"62";
00061 constant TIME_BR_WAIT
                                               : STD LOGIC VECTOR (7 downto 0) := x"70";
                                                : STD_LOGIC_VECTOR(7 downto 0) := x"71";
: STD_LOGIC_VECTOR(7 downto 0) := x"72";
00062 constant TIME_1
00063 constant TIME 2
00064
00065 constant WAIT FOR TIME
                                              : STD LOGIC VECTOR(7 downto 0) := x"80";
00066
00067 constant TX COMPLETE
                                                : STD LOGIC VECTOR(7 downto 0) := x"FF";
00068
00069 constant START FLAG
                                                  : integer := 0;
00070 constant WAIT_FLAG
                                              : integer := 1;
00071 constant DONE FLAG
                                               : integer := 2;
                                               : integer := 3;
00072 constant RESET_OP_SET_FLAG
00073 constant INTERNAL_REF_REG_SET_FLAG : integer := 4;
00074 constant LDAC_REG_SET_FLAG : integer := 5;
00075 constant POWER_DAC_SET_FLAG : integer := 6;
00076 constant CLEAR_CODE_SET_FLAG
                                            : integer := 7;
                                           : integer := 8;
00077 constant IDLE FLAG
00078 constant VOLTAGE_SET_FLAG
                                               : integer := 9;
: integer := 10;
00079 constant VOLTAGE_DEFAULT_FLAG
08000
00081 constant START MEM OP FLAG
                                               : integer := 11;
00082
00083 constant NUM_SAMPLES_RD_FLAG
                                            : integer := 12;
00084 constant NUM_SAMPLES_CAPTURE_FLAG : integer := 13;
00085
00086 constant AMPLITUDE_RD_FLAG
00087 constant AMPLITUDE_CAPTURE_FLAG
                                             : integer := 15;
00088
00089 constant TIME_RD_FLAG
                                               : integer := 16;
00090 constant TIME_CAPTURE_FLAG
                                             : integer := 17;
00091
00092 constant TIME_COUNT_INC_FLAG
                                            : integer := 18;
00093 constant TIME_COUNT_RESET_FLAG : integer := 19;
00095 constant SAMPLE_COUNT_INC_FLAG
                                          : integer := 20;
00096 constant SAMPLE_COUNT_RESET_FLAG
                                           : integer := 21;
00097
00098 constant INC_COUNT_FLAG
                                                  : integer := 22;
00099 constant RESET_COUNT_FLAG
                                               : integer := 23;
00101 constant RAM_BUS_REQUEST_FLAG
                                               : integer := 24;
                                           : integer := 25;
00102 constant RAM_BUS_BUSY_FLAG
00103
00104
00105
00106 end DAC_Module_pkg;
00107
00108 package body DAC_Module_pkg is
00109
00110 end DAC_Module_pkg;
00111
00112
```

Main.vhd

```
00001 ------
00002 -- Company:
00003 -- Engineer:
00004 --
00005 -- Create Date: 19:43:56 01/27/2012
00006 -- Design Name:
00007 -- Module Name: Main - Behavioral
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 -- Dependencies:
```

```
00014 --
00015 -- Revision:
00016 -- Revision 0.01 - File Created
00017 -- Additional Comments:
00018 --
00019 ----
00020 library IEEE;
00021 use IEEE.STD_LOGIC_1164.ALL;
00022 use IEEE.STD_LOGIC_ARITH.ALL;
00023 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00024
00025 ---- Uncomment the following library declaration if instantiating
00026 ---- any Xilinx primitives in this code.
00027 --library UNISIM;
00028 --use UNISIM.VComponents.all;
00029
00030 entity Main is
       Port ( main_clk
                              : in STD_LOGIC;
                                  : in STD_LOGIC;
00031
00032
                 reset
00033
00034
                     -- USB Module IO
                    USB_clk : in STD_LOGIC;
Data : out STD_LOGIC_VECTOR (7 downto 0);
FlagB_out : out STD_LOGIC;
00035
                   Data
00036
                    00037
00038
                   idle_out
                            _out : out STD_LOGIC;
: out STD_LOGIC;
00039
00040
                 PktEnd
                                 : in STD_LOGIC;
00041
                  --FlagA
00042
                  FlagB
                                   : in STD_LOGIC;
                                   : in STD_LOGIC;
: out STD_LOGIC;
00043
                  --FlagC
                  SLRD
00044
00045
                  SLWR
                                   : out STD_LOGIC;
                                  : out STD_LOGIC;
: in STD_LOGIC_VECTOR (1 downto 0);
: out STD_LOGIC_VECTOR (1 downto 0);
00046
                  SLOE
00047
                    FIFOADDR_in
00048
                  FIFOADDR
00049
00050
                     --ADC_Capture IO
00051
                                              : out STD_LOGIC;
                    adcRANGE
00052
                                          : out STD_LOGIC;
                                           : out STD_LOGIC;
: out STD_LOGIC;
00053
                     adcRESET
00054
                     adcSTDBY
                                           : out STD_LOGIC;
: out STD_LOGIC;
00055
                     convStA
00056
                     convStB
                                            : out STD_LOGIC_VECTOR(2 downto 0);
: out STD_LOGIC;
00057
                     ovrSAMPLE
00058
                     refSEL
00059
                     sCLK
                                            : out STD_LOGIC;
                                            : out STD_LOGIC;
00060
                     serSEL
                                             : in STD_LOGIC;
00061
                     doutA
                                                : in STD_LOGIC;
00062
                     doutB
                                            : in STD_LOGIC;
00063
                     Busy
00064
00065
                     --RS232_Module
00066
                     RX
                                              : in STD_LOGIC;
00067
                                              : out STD_LOGIC;
                     TX
00068
                     RX_led
                                              : out STD_LOGIC;
00069
                                               : out STD_LOGIC;
                     TX_led
00070
00071
                     -- MT45W8MW16BGX Signals
00072
                     MT ADDR
                                             : out STD LOGIC VECTOR(22 downto 0);
                                             : inout STD_LOGIC_VECTOR(15 downto 0);
00073
                     MT_DATA
                                             : out STD_LOGIC; -- active low
: out STD_LOGIC; -- active low
00074
                     MT OE
00075
                     MT WE
                                             : out STD_LOGIC; -- active low
00076
                     MT_ADV
                                             : out STD_LOGIC; -- during asynch operation, hold the clock low
00077
                     MT CLK
                                               : out STD_LOGIC; -- active low
00078
                     MT UB
                                               : out STD_LOGIC; -- active low
00079
                     MT LB
                                               : out STD_LOGIC; -- active low
00080
                    MT CE
                                           : out STD_LOGIC; -- held low, active high
: in STD_LOGIC; -- ignored
00081
                    MT CRE
00082
                     --MT_WAIT
00083
                    -- SPI Signals
00084
                     Stim_Active_led
00085
                                                 : out STD_LOGIC_VECTOR(3 downto 0);
00086
                     DAC_Init_Done_led
                                               : out STD_LOGIC;
00087
                     SPI_CLK
                                                 : out STD_LOGIC;
                  DAC CS
00088
                                              : out STD LOGIC;
00089
                  MOSI
                                                : out STD_LOGIC
00090
                     );
00091 end Main;
00092
```

```
00093 architecture Behavioral of Main is
00094
00095 signal reset_inv
                                           : STD LOGIC;
00096
00097
00098
                                 : STD_LOGIC_VECTOR(7 downto 0);
: STD_LOGIC_VECTOR(7 downto 0);
: STD_LOGIC_VECTOR(7 downto 0);
: STD_LOGIC_VECTOR(7 downto 0);
00099 signal Channell_Config_reg
00100 signal Channel2_Config_reg
00101 signal Channel3_Config_reg
00102 signal Channel4_Config_reg
                                    : STD_LOGIC_VECTOR(7 downto 0);
: STD_LOGIC_VECTOR(7 downto 0);
: STD_LOGIC_VECTOR(7 downto 0);
00103 signal Channel5_Config_reg
00104 signal Channel6_Config_reg
                                   : STD_LOGIC_VECTOR(7 downto 0);
: STD_LOGIC_VECTOR(7 downto 0);
00105 signal Channel7_Config_reg
00106 signal Channel8_Config_reg
00107
                                         : STD_LOGIC_VECTOR(7 downto 0); -- current stim setting
00108 signal Stimulation_reg
      for each channel (currently only supports 1 at a time)
                                      : STD_LOGIC_VECTOR(7 downto 0); -- current acq setting
00109 signal Acquisition_reg
     for each channel (currently only supports all or nothing)
00110
00111 -----
00112 ----- DAC_Module -----
00113 -----
                              : STD_LOGIC;
00114 signal DAC_RAM_Start_Op
00115 signal DAC_RAM_WE
                                          : STD_LOGIC;
                                    : STD_LOGIC_VECTOR(22 downto 0);
00116 signal DAC_RAM_ADDR
                                       : STD_LOGIC_VECTOR(15 downto 0);
: STD_LOGIC;
00117 signal DAC_RAM_DIN
00118 signal DAC_RAM_Bus_Busy
00119
00120 signal Stim_Active
                                         : STD_LOGIC_VECTOR(3 downto 0); -- shows stimulation active
     for channels 1-4;
00121
00122 component DAC_Module
00123 Port (clk
00124 reset
                                        : in STD_LOGIC;
                                          : in STD_LOGIC;
00125
                  Stimulation
                                             : in STD_LOGIC_VECTOR(7 downto 0); -- Pulse to single
    stim, Hold to multi stim
stim_Active
stimulation active for channels 1-4
00127
                                            : out STD_LOGIC_VECTOR(3 downto 0); -- shows
                                           : out STD_LOGIC;
00128
                   -- SPI Signals
00129
00130
                  SPI_CLK
                                            : out STD_LOGIC;
              CS
00131
                                               : out STD_LOGIC;
00132
              MOSI
                                            : out STD_LOGIC;
00133
                   -- RAM_Module Control
                   RAM_Start_Op
00135
                                            : out STD_LOGIC;
                                           : in STD_LOGIC;
00136
                  RAM_Op_Done
00137
                   RAM_WE
                                              : out STD_LOGIC;
                  RAM_ADDR
00138
                                           : out STD_LOGIC_VECTOR(22 downto 0);
                                           : in STD_LOGIC_VECTOR(15 downto 0);
00139
                   RAM_DOUT
                  RAM_DIN
00140
                                             : out STD_LOGIC_VECTOR(15 downto 0);
00141
00142
                   -- RAM_Arbiter
                  RAM_Bus_Request : out STD_LOGIC_VECTOR(3 downto RAM_Bus_Busy : out STD_LOGIC;
RAM_Bus_Grant : in STD_LOGIC_VECTOR(3 downto 0)
                                             : out STD_LOGIC_VECTOR(3 downto 0);
00143
00144
00145
00146
                   );
00147 end component;
00148
00149
00150 -----
00151 ------ RAM_Module -----
00152 -----
00153 signal RAM_Start_Op
                                        : STD LOGIC:
00154 signal RAM_Op_Done
                                      : STD_LOGIC;
00155 signal RAM_WE
                                         : STD_LOGIC;
                                      : STD_LOGIC;
: STD_LOGIC_VECTOR(22 downto 0);
: STD_LOGIC_VECTOR(15 downto 0);
00156 signal RAM_ADDR
00157 signal RAM_DOUT
                                     : STD_LOGIC_VECTOR(15 downto 0);
00158 signal RAM_DIN
00159
00160 signal RAM_Bus_Request
                             : SID_LOGIC;
                                     : STD_LOGIC_VECTOR(7 downto 0);
00161 signal RAM_Bus_Busy
                                      : STD_LOGIC_VECTOR(7 downto 0);
00162 signal RAM_Bus_Grant
00163
00164 component RAM_Module
00165 Port ( clk
                                    : in STD_LOGIC;
00166
                reset
                                       : in STD_LOGIC;
```

```
00167
 00168
                                       -- MT45W8MW16BGX Signals
                                      MT_ADDR : out STD_LOGIC_VECTOR(22 downto 0);
MT_DATA : inout STD_LOGIC_VECTOR(15 downto 0);
 00169
 00170
                                                                                   : out STD_LOGIC; -- active low : out STD_LOGIC; -- active low
 00171
                                      MT_OE
                                      MT WE
 00172
                                                                                  : out STD_LOGIC; -- active low
: out STD_LOGIC; -- during asynch operation, hold the clock low
                                       MT_ADV
 00173
 00174
                                      MT CLK
                                                                                    : out STD_LOGIC; -- active low : out STD_LOGIC; -- active low
 00175
                                      MT_UB
 00176
                                      MT LB
                                                                                   : out STD_LOGIC; -- active low
: out STD_LOGIC; -- held low, active high
 00177
                                      MT_CE
 00178
                                     MT_CRE
                                      --MT_WAIT
 00179
                                                                               : in STD_LOGIC; -- ignored
 00180
                                        -- RAM_Module Control
 00181
                                      RAM_Start_Op : in STD_LOGIC;
 00182
                                                                                 : out STD_LOGIC;
 00183
                                      RAM_Op_Done
 00184
                                    KAM_WE
RAM_ADDR
RAM_DOUT
RAM_DIN
                                       RAM WE
                                                                        : in STD_LOGIC;
: in STD_LOGIC_VECTOR(22 downto 0);
: out STD_LOGIC_VECTOR(15 downto 0);
                                                                                     : in STD_LOGIC;
 00185
 00186
 00187
                                                                                 : in STD_LOGIC_VECTOR(15 downto 0);
 00188
 00189
                                       -- RAM_Arbiter
                                     RAM_Bus_Request : in STD_LOGIC_VECTOR(7 downto 0
RAM_Bus_Busy : in STD_LOGIC;
RAM_Bus_Grant : out STD_LOGIC_VECTOR(7 downto 0)
                                                                                  : in STD_LOGIC_VECTOR(7 downto 0);
 00190
 00191
 00192
 00193
 00194 end component;
 00195
 00196 -----
 00197 ------ FIFO Componenet ------
 00198 -----
### Signal FIFO_DOUT : STD_LOGIC_VECTOR (7 downto on the control of the control o
                                                                             : STD_LOGIC_VECTOR (7 downto 0);
 00206 signal FIFO_WR_CLK
                                                                        : STD_LOGIC;
00207 signal FIFO_FULL : STD_LOGIC;

00208 signal FIFO_ALMOST_FULL : STD_LOGIC;

00209 signal FIFO_PROG_EMPTY : STD_LOGIC; -- set to 16

00210 signal FIFO_PROG_FULL : STD_LOGIC; -- set to 32256
 00211
 00212 component FIFO
 00213 port (
 00214
                  din: IN std_logic_VECTOR(7 downto 0);
 00215
                  rd_clk: IN std_logic;
                  rd_en: IN std_logic;
 00216
                  rst: IN std_logic;
 00217
 00218
                   wr_clk: IN std_logic;
 00219
                  wr_en: IN std_logic;
                  almost_empty: OUT std_logic;
 00220
                  almost_full: OUT std_logic;
 00221
                  dout: OUT std_logic_VECTOR(7 downto 0);
 00222
                  empty: OUT std_logic;
 00223
                  full: OUT std_logic;
 00224
 00225
                  prog_empty: OUT std_logic;
                    prog_full: OUT std_logic);
 00226
 00227 END component;
 00228
 00229
 00230 -----
 00231 ----- Synch_Slave_FIFO Component -----
 00232 -----
 00233 component Synch_Slave_FIF0
 00234 Port ( Clk
                                                                         : in STD_LOGIC;
                                                                                       : in STD_LOGIC;
 00235
                                                                               : out STD_LOGIC_VECTOR (7 downto 0);
                                 Data
 00236
                               FlagB_out idle_out
 00237
                                                                                     : out STD_LOGIC;
                                                                              : out STD_LOGIC;
 00238
                                                                           : out STD_LOGIC;
: out STD_LOGIC;
 00239
                                       --done_out
                                PktEnd
 00240
 00241
                                 --FlagA
                                                                                 : in STD_LOGIC;
 00242
                                 FlagB
                                                                               : in STD_LOGIC;
 00243
                                 --FlagC
                                                                              : in STD_LOGIC;
: out STD_LOGIC;
: out STD_LOGIC;
                                 SLRD
 00244
 00245
                                 SLWR
```

```
: out STD_LOGIC;
: in STD_LOGIC_VECTOR (1 downto 0);
00246
                   SLOE
                     FIFOADDR_in
00247
                                              : out STD_LOGIC_VECTOR (1 downto 0);
00248
                   FIFOADDR
00249
00250
                       -- USB_FIFO signals
                                              : in STD_LOGIC_VECTOR (7 downto 0);
: out STD_LOGIC;
00251
                      FIFO_DOUT
                      FIFO_RD_CLK
00252
                      FIFO_RD_CLK : OUT STD_LOGIC;
FIFO_RD_EN : OUT STD_LOGIC;
FIFO_EMPTY : in STD_LOGIC;
FIFO_ALMOST_EMPTY : in STD_LOGIC;
FIFO_PROG_EMPTY : in STD_LOGIC
00253
00254
00255
00256
00257
                       );
00258 end component;
00259
00260 -----
00261 ----- ADC_Module Component -----
00262 -----
00263 component ADC_Module
00264 Port ( clk
00265 reset
00266 FIFO_DIN
                                           : in STD_LOGIC;
                                             : in STD_LOGIC;
                                               : out STD_LOGIC_VECTOR (7 downto 0); -- Data going into
                     FIFO_WR_EN : out STD_LOGIC;
FIFO_WR_CLK : out STD_LOGIC;
00267
00268
                     FIFO_FULL : in STD_
FIFO_ALMOST_FULL : in STD_LOGIC;
00269
                                                    : in STD_LOGIC;
00270
00271
                     FIFO_PROG_FULL : in STD_LOGIC;
00272
00273
                       --ADC_Capture IO
                      CS
00274
                                                   : out STD_LOGIC;
                      adcRANGE
                                             : out STD_LOGIC;
: out STD_LOGIC;
: out STD_LOGIC;
00275
00276
                      adcRESET
00277
                      adcSTDBY
                                               : out STD_LOGIC;
: out STD_LOGIC;
00278
                      convStA
00279
                      convStB
                                                : out STD_LOGIC_VECTOR(2 downto 0);
: out STD_LOGIC;
00280
                      ovrSAMPLE
00281
                      refSEL
00282
                                                : out STD_LOGIC;
                      sCLK
                                                : out STD_LOGIC;
: in STD_LOGIC;
                     serSEL
doutA
00283
00284
                                                     : in STD_LOGIC;
00285
                      doutB
                                                 : in STD_LOGIC
00286
                      Busy
                       );
00288 end component;
00292 ----- Command_Handler -----
00293 -----
                                              : STD_LOGIC;
00294 signal CMD_RAM_Start_Op
00295 signal CMD_RAM_WE
                                                  : STD_LOGIC;
                                              : STD_LOGIC_VECTOR(22 downto 0);
00296 signal CMD_RAM_ADDR
                                                 : STD_LOGIC_VECTOR(15 downto 0);
00297 signal CMD_RAM_DIN
00298 signal CMD_RAM_Bus_Busy
                                               : STD_LOGIC;
00300 component Command_Handler
00301 Port ( clk
                                                 : in STD_LOGIC;
00302
                                                    : in STD_LOGIC;
                   reset
00303
                      Channel1_Config : out STD_LOGIC_VECTOR(7 downto 0);
Channel2_Config : out STD_LOGIC_VECTOR(7 downto 0);
Channel3_Config : out STD_LOGIC_VECTOR(7 downto 0);
Channel4_Config : out STD_LOGIC_VECTOR(7 downto 0);
Channel5_Config : out STD_LOGIC_VECTOR(7 downto 0);
Channel6_Config : out STD_LOGIC_VECTOR(7 downto 0);
Channel7_Config : out STD_LOGIC_VECTOR(7 downto 0);
Channel8_Config : out STD_LOGIC_VECTOR(7 downto 0);
00304
00305
00306
00307
00308
00309
00310
00311
00312
                                                      : out STD_LOGIC_VECTOR(7 downto 0); -- current stim
00313
                      Stimulation
setting for each channel (currently only supports 1 at a time)
00314 Acquisition : out STD_LOGIC_VECTOR(7 downto 0); -- current acq
     setting for each channel (currently only supports all or nothing)
00315
00316
                       -- RX_FIFO Signals
                      RX_FIFO_RD_CLK : out STD_LOGIC;
00317
                                                 : in STD_LOGIC_VECTOR (7 downto 0);
: out STD_LOGIC;
00318
                      RX_FIFO_DOUT
00319
                      RX FIFO RD EN
                                                   : in STD_LOGIC;
00320
                      RX_FIFO_EMPTY
00321
```

```
00322
                    -- TX FIFO Signals
                   TX_FIFO_WR_CLK : out STD_LOGIC;
TX_FIFO_DIN : out STD_LOGIC_VECTOR(7 downto 0);
TX_FIFO_WR_EN : out STD_LOGIC;
00323
00324
00325
00326
00327
                    -- RAM Module Control
                   RAM_Start_Op
                                             : out STD_LOGIC;
00328
                                            : in STD_LOGIC;
: out STD_LOGIC;
00329
                   RAM_Op_Done
00330
                   RAM WE
                                           : out STD_LOGIC;
: out STD_LOGIC_VECTOR(22 downto 0);
: in STD_LOGIC_VECTOR(15 downto 0);
: out STD_LOGIC_VECTOR(15 downto 0);
                   RAM ADDR
00331
                   RAM DOUT
00332
00333
                   RAM_DIN
00334
00335
                    -- RAM_Arbiter
                   RAM_Bus_Request : out STD_LOGIC;
RAM_Bus_Busy : out STD_LOGIC;
RAM_Bus_Grant : in STD_LOGIC
00336
00337
00338
00339
                   );
00340 end component;
00341
00342
00343 -----
00344 ----- RS232_Module -----
00345 -----
00346 signal RX_FIFO_RD_CLK
00347 signal RX_FIFO_DOUT
00348 signal RX_FIFO_RD_EN
                                      : STD_LOGIC;
                                      : STD_LOGIC_VECTOR (7 downto 0);
: STD_LOGIC;
: STD_LOGIC;
00349 signal RX_FIFO_EMPTY
00350
                                   : STD_LOGIC;
00351 signal TX_FIFO_WR_CLK
                                         : STD_LOGIC_VECTOR(7 downto 0);
00352 signal TX_FIFO_DIN
00353 signal TX_FIFO_WR_EN
                                             : STD_LOGIC;
00354
00355 component RS232_Module
00356 Port ( clk
                                          : in STD_LOGIC;
00357
                reset
                                             : in STD_LOGIC;
00358
                                              : in STD_LOGIC;
: out STD_LOGIC;
: out STD_LOGIC;
: out STD_LOGIC;
00359
00360
                   TX
00361
                    RX_led
00362
                   TX_led
00363
00364
                    -- RX_FIFO Signals
                   RX_FIFO_RD_CLK : in STD_LOGIC;
RX_FIFO_DOUT : out STD_LOGIC_VECTOR (7 downto 0);
RX_FIFO_RD_EN : in STD_LOGIC;
RX_FIFO_EMPTY : out STD_LOGIC;
00365
00366
                   RX_FIFO_DOUT
00367
                   RX_FIFO_EMPTY
00368
00369
                   TX_FIFO_Signals
TX_FIFO_WR_CLK : in STD_LOGIC;
: in STD_LOGIC;
00370
00371
                                          : in STD_LOGIC_VECTOR (7 downto 0);
: in STD_LOGIC
00372
00373
                   TX_FIFO_WR_EN
00374
                   );
00375 end component;
00376
00377 begin
00378 reset_inv <= not Channell_Config_reg(7);
00379
00380 --reset inv <= not reset;
00381
00382 Stim_Active_led <= Stim_Active;</pre>
00383
00384 -----
00385 ----- DAC_Module -----
00386 -----
00387
00388 DAC : DAC_Module
00389 port map(
00390
        clk
                                               => main_clk,
00391
        reset
                                             => reset,
        Stimulation
                                              => Stimulation_reg,
00392
        Stim_Active
Init_Complete
00393
                                               => Stim_Active,
00394
                                             => DAC_Init_Done_led,
00395
         -- SPI Signals
00396
         SPI_CLK
00397
                                               => SPI CLK,
00398
        CS
                                                => DAC_CS,
00399
        MOSI
                                                  => MOSI,
00400
```

```
00401
         -- RAM Module Control
                                         => DAC_RAM_Start_Op,
00402
        RAM_Start_Op
00403
         RAM_Op_Done
                                          => RAM_Op_Done,
00404
         RAM_WE
                                              => DAC_RAM_WE,
00405
        RAM_ADDR
                                                 => DAC_RAM_ADDR,
                                             => RAM_DOUT,
00406
        RAM DOUT
        RAM_DIN
                                          => DAC_RAM_DIN,
00407
00408
00409
        -- RAM_Arbiter
RAM_Bus_Request
        -- RAM_Arbiter
00410
                                   => RAM_Bus_Request(4 downto 1),
                                       => DAC_RAM_Bus_Busy,
=> RAM_Bus_Grant(4 downto 1)
        RAM_Bus_Busy
00411
        RAM_Bus_Grant
00412
00413
        );
00414
00415
00416 ---
00417 ----- RAM_Module -----
00418 -----
00419 RAM_Start_Op <= DAC_RAM_Start_Op when DAC_RAM_Bus_Busy = '1' else
00420
                         CMD_RAM_Start_Op;
00421
00422 RAM_WE <= DAC_RAM_WE when DAC_RAM_Bus_Busy = '1' else
00423
                          CMD_RAM_WE;
00424
00425 RAM_ADDR <= DAC_RAM_ADDR when DAC_RAM_Bus_Busy = '1' else
00426
                          CMD_RAM_ADDR;
00427
00428 RAM_DIN
                   <= DAC_RAM_DIN when DAC_RAM_Bus_Busy = '1' else</pre>
00429
                         CMD_RAM_DIN;
00430
00431 RAM_Bus_Busy <= CMD_RAM_Bus_Busy or
    DAC_RAM_Bus_Busy;
00432
00433 Onboard_RAM : RAM_Module
00434 port map(
00435 clk
                                          => main_clk,
00436
       reset
                                         => reset,
00437
00438
      -- MT45W8MW16BGX Signals
     MT_ADDR
MT_DATA
                                          => MT_ADDR,
00439
00440
                                          => MT_DATA,
00441
        MT_OE
                                            => MT_OE,
00442
        MT_WE
                                            => MT_WE,
00443
        MT_ADV
                                        => MT_ADV,
00444
        MT_CLK
                                        => MT_CLK,
00445
        MT_UB
                                            => MT_UB,
                                            => MT_LB,
00446
        MT_LB
00447
        MT_CE
                                             => MT_CE,
00448
       MT_CRE
                                        => MT_CRE,
                                             => MT_WAIT,
00449
        --MT_WAIT
00450
00451
        -- RAM_Module Control
        RAM_Start_Op
00452
                                      => RAM_Start_Op,
00453
        RAM_Op_Done
                                         => RAM_Op_Done,
00454
        RAM_WE
                                           => RAM_WE,
                                          => RAM_ADDR,
00455
        RAM ADDR
00456
        RAM_DOUT
                                            => RAM_DOUT,
00457
        RAM DIN
                                          => RAM DIN,
00458
00459
         -- RAM Arbiter
        RAM_Bus_Request => RAM_Bus_Request,
RAM_Bus_Busy => RAM_Bus_Busy,
PAM_Bus_Crant => RAM_Bus_Grant
00460
00461
                                       => RAM_Bus_Grant
00462
        RAM_Bus_Grant
00463
        );
00464
00465 -----
00466 ----- RS232_Module -----
00467 -----
00468 RS232 : RS232_Module
00469 port map(
     clk
00470
                                          => main_clk,
00471
       reset
                                         => reset,
00472
                                               => RX,
00473
00474
        TX
                                              => TX,
00475
        RX led
                                           => RX_led,
00476
       TX_led
                                           => TX_led,
00477
```

```
00478
        RX FIFO RD CLK
                                       => RX FIFO RD CLK,
00479
        RX_FIFO_DOUT
                                         => RX_FIFO_DOUT,
00480
        RX FIFO RD EN
                                     => RX_FIFO_RD_EN,
00481
        RX_FIFO_EMPTY
                                     => RX_FIFO_EMPTY,
00482
00483
        TX_FIFO_WR_CLK
                                       => TX_FIFO_WR_CLK,
        TX_FIFO_DIN
                                      => TX_FIFO_DIN,
00484
        TX_FIFO_WR_EN
                                   => TX_FIFO_WR_EN
00485
00486
       );
00487
00488 -----
00489 ----- Command_Handler -----
00490 -----
00491 CMD_Handler : Command_Handler
00492 port map(
00493
       clk
                                      => main_clk,
                                     => reset,
00494
       reset
00495
00496
        Channel1_Config
                                   => Channel1_Config_reg,
        Channel2_Config
                                   => Channel2_Config_reg,
00497
        Channel3_Config
                                  => Channel3_Config_reg,
00498
                                   => Channel4_Config_reg,
00499
        Channel4_Config
00500
        Channel5_Config
                                   => Channel5_Config_reg,
                                   => Channel6_Config_reg,
00501
        Channel6_Config
00502
        Channel7_Config
                                   => Channel7_Config_reg,
00503
        Channel8_Config
                                   => Channel8_Config_reg,
00504
00505
        Stimulation
                                          => Stimulation_reg,
00506
        Acquisition
                                         => Acquisition_reg,
00507
00508
        -- RX_FIFO Signals
00509
        RX_FIFO_RD_CLK
                                       => RX_FIFO_RD_CLK,
00510
        RX_FIFO_DOUT
                                         => RX_FIFO_DOUT,
00511
        RX_FIFO_RD_EN
                                     => RX_FIFO_RD_EN,
00512
        RX_FIFO_EMPTY
                                     => RX_FIFO_EMPTY,
00513
        -- TX FIFO Signals
00514
00515
        TX_FIFO_WR_CLK
                                       => TX_FIFO_WR_CLK,
00516
        TX_FIFO_DIN
                                      => TX_FIFO_DIN,
00517
        TX_FIFO_WR_EN
                                     => TX_FIFO_WR_EN,
00518
00519
        -- RAM_Module Control
        RAM_Start_Op
00520
                                  => CMD_RAM_Start_Op,
00521
        RAM_Op_Done
                                     => RAM_Op_Done,
00522
        RAM_WE
                                       => CMD_RAM_WE,
00523
        RAM_ADDR
                                         => CMD_RAM_ADDR,
        RAM_DOUT
                                     => RAM_DOUT,
00524
       RAM_DIN
                                       => CMD_RAM_DIN,
00525
00526
00527
        -- RAM_Arbiter
        RAM_Bus_Request
00528
00529
00530
00531
        );
00532
00533 -----
00534 ----- ADC Module -----
00535 -----
00536 ADC : ADC_Module
=> cs,
=> adcRANGE,
=> adcRESET,
=> adcSTDBY,
        adcRANGE
00548
        adcRESET
00549
00550
        adcSTDBY
                        => convStA,
=> convStB,
        convStA
convStB
00551
00552
        ovrSAMPLE
00553
                       => ovrSAMPLE,
        refSEL
00554
                            => refSEL,
00555
        sCLK
                               => sCLK,
                            => serSEL,
00556
        serSEL
```

```
00557
                          doutA
                                                                                                    => doutA,
00558
                                                                                                   => doutB,
                          doutB
                          Busy
00559
                                                                                                      => Busy
00560
                          );
00561
00562
00563 -----
00564 ----- Synch_Slave_FIFO ------
00565 -----
00566 USB_Module : Synch_Slave_FIFO
00567 port map(
                   Clk
00568
                                                                                             => USB clk.
00569
                          reset
                                                                                    => reset,
00570
                   Data
                                                                                                     => Data,
                     FlagB_out idle_out
                                                                                   => FlagB_out,
00571
                                                                             => idle_out,
=> done_out,
=> PktEnd,
=> FlagA,
00572
00573
                          --done_out
                   PktEnd
00574
                                                                                => FlagA,
=> FlagB,
                        --FlagA
00575
00576
                       --FlagC
                        FlagB
00577
                                                                                        => FlagC,
                                                                                              => SLRD,
=> SLWR,
=> SLOE,
00578
                        STIRD
00579
                        SLWR
                         SLOE => SLOE,
FIFOADDR_in => FIFOADDR_in,
FIFOADDR => FIFOADDR,
00580
                        SLOE
00581
00582
                        FIFOADDR
00583
00584
                          -- USB_FIFO signals
                       | SIGNATA | SIGNATA | SIGNATA | SIGNATA | SIGNATA | SIGNATA | SIFO_DUT, | SIFO_RD_CLK, | SIFO_RD_CLK, | SIFO_EMPTY | SIFO_EMPTY, | SIFO_EMPTY,
00585
00586
00587
00588
                         FIFO_ALMOST_EMPTY => FIFO_ALMOST_EMPTY,
FIFO_PROG_EMPTY => FIFO_PROG_EMPTY
00589
00590
00591
00592
00593 -----
00594 ------ FIFO Port Map ------
00596 USB_FIFO : FIFO
00597 port map(
                       00598
00599
00600
00601
00602
00604
00605
00606
00607
00608
00609
00610
00611
                          );
00612
00613 end Behavioral:
00614
```

Main_tb.vhd

```
00001 ------
00002 -- Company:
00003 -- Engineer:
00004 --
00005 -- Create Date: 22:12:09 01/27/2012
00006 -- Design Name:
00007 -- Module Name: C:/Users/Kyle/Desktop/Dump to Desktop/Thesis/Cypress Compatible FPGA
Code/Data_Acquisition_Test/Main_tb.vhd
00008 -- Project Name: Data_Acquisition_Test
00009 -- Target Device:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 -- VHDL Test Bench Created by ISE for module: Main
```

```
00014 --
00015 -- Dependencies:
00016 --
00017 -- Revision:
00018 -- Revision 0.01 - File Created
00019 -- Additional Comments:
00020 --
00021 -- Notes:
00022 -- This testbench has been automatically generated using types std_logic and 00023 -- std_logic_vector for the ports of the unit under test. Xilinx recommends
00024 -- that these types always be used for the top-level I/O of a design in order 00025 -- to guarantee that the testbench will bind correctly to the post-implementation
00026 -- simulation model.
00027 -----
00028 LIBRARY ieee:
00029 USE ieee.std_logic_1164.ALL;
00030 USE ieee.std_logic_unsigned.all;
00031 USE ieee.numeric_std.ALL;
00032
00033 -- Import our UART tester package
00034 use work.UART_behavioural_model.all;
00035
00036 ENTITY Main_tb IS 00037 END Main_tb;
00038
00039 ARCHITECTURE behavior OF Main to IS
00040
00041
           -- Component Declaration for the Unit Under Test (UUT)
00042
00043 COMPONENT Main
00044
       Port ( main_clk
                                    : in STD_LOGIC;
                                    : in STD_LOGIC;
00045
                   reset
00046
00047
                      -- USB Module IO
00048
                     USB_clk : in STD_LOGIC;
00049
                     Data
                                     : out STD_LOGIC_VECTOR (7 downto 0);
00050
                    FlagB_out
                                      : out STD_LOGIC;
00051
                    idle_out
--done_out
                                     : out STD_LOGIC;
                              out : out STD_LOGIC;
: out STD_LOGIC;
00052
00053
                  PktEnd
                                    : in STD_LOGIC;
00054
                   --FlagA
                                   : in STD_LOGIC;
: in STD_LOGIC;
: out STD_LOGIC;
00055
                  FlagB
00056
                   --FlagC
                  SLRD
SLWR
00057
00058
                                     : out STD_LOGIC;
00059
                                    : out STD_LOGIC;
: in STD_LOGIC_VECTOR (1 downto 0);
                     FIFOADDR_in
00060
                                    : out STD_LOGIC_VECTOR (1 downto 0);
00061
                  FIFOADDR
00062
00063
                      --ADC_Capture IO
00064
                                                : out STD_LOGIC;
                     adcRANGE
00065
                                             : out STD_LOGIC;
                                             : out STD_LOGIC;
00066
                     adcRESET
                                             : out STD_LOGIC;
00067
                      adcSTDBY
                                             : out STD_LOGIC;
: out STD_LOGIC;
00068
                     convStA
00069
                      convStB
                                                 : out STD_LOGIC_VECTOR(2 downto 0);
00070
                      ovrSAMPLE
00071
                                                : out STD LOGIC;
                      refSEL
00072
                      sCLK
                                              : out STD LOGIC;
                                               : out STD_LOGIC;
00073
                      serSEL
00074
                                                 : in STD_LOGIC;
                      doutA
                                                : in STD_LOGIC;
: in STD_LOGIC;
00075
                      dout.B
00076
                      --Busv
00077
                       --RS232_Module
                      RX
00078
                                                : in STD LOGIC;
00079
                      TX
                                                : out STD_LOGIC;
00080
                      RX led
                                                : out STD LOGIC;
00081
                      TX_led
                                                 : out STD LOGIC;
00082
                      -- MT45W8MW16BGX Signals
00083
                     MT_ADDR
                                               : out STD_LOGIC_VECTOR(22 downto 0);
00084
                                               : inout STD_LOGIC_VECTOR(15 downto 0);
00085
                      MT_DATA
                                                : out STD_LOGIC; -- active low
: out STD_LOGIC; -- active low
00086
                      MT_OE
00087
                      MT_WE
00088
                                                 : out STD_LOGIC; -- active low
                      MT ADV
00089
                      MT_CLK
                                                : out STD_LOGIC; -- during asynch operation, hold the clock low
00090
                      MT UB
                                                  : out STD_LOGIC; -- active low
                                                 : out STD_LOGIC; -- active low
00091
                      MT_LB
                                                  : out STD_LOGIC; -- active low
00092
                      MT_CE
```

```
00093
                    MT CRE
                                              : out STD_LOGIC; -- held low, active high
00094
                    --MT_WAIT
                                          : in STD_LOGIC; -- ignored
00095
00096
                    -- SPI Signals
00097
                    Stim_Active_led
                                            : out STD LOGIC VECTOR(3 downto 0);
00098
                    DAC_Init_Done_led : out STD_LOGIC;
00099
                    SPI CLK
                                            : out STD LOGIC;
                 DAC CS
                                          : out STD LOGIC;
00100
                                           : out STD_LOGIC
                 MOST
00101
00102
                    );
00103 END COMPONENT;
00104
00105
00106
         --Inputs
                           : std_logic := '0';
: std_logic := '1';
         signal main_clk
00107
00108
         signal reset
                             : std_logic := 1,

: std_logic := '0';

: std_logic := '0';

: std_logic := '1';
         signal USB_clk
00109
00110
         --signal FlagA
         signal FlagB
--signal FlagC
00111
                                   : std_logic := '0';
00112
         signal FIFOADDR_in : std_logic_vector(1 downto 0) := (others => '0');
00113
          --signal Busy : std_logic:= '0';
signal doutA : std_logic:= '0';
signal doutB : std_logic:= '0';
00114
00115
         signal doutA
         signal doutB
signal RX
00116
          signal RX : std_logic:= '1';
--signal MT_WAIT : std_logic:
00117
00118
                                        : std_logic:= '0';
00119
00120
          --BiDirs
00121
        signal MT_DATA
                              : std_logic_vector(15 downto 0);
00122
00123
          --Outputs
00124
         signal Data
                              : std_logic_vector(7 downto 0);
00125
         signal FlagB_out
                                : std_logic;
00126
         signal idle_out
                               : std_logic;
                              : std_logic;
: std_logic;
00127
         --signal done_out
         signal PktEnd
00128
00129
         signal SLRD
                               : std_logic;
        signal SLWR : std_logic;
signal SLOE : std_logic;
signal FIFOADDR : std_logic_vector(1 downto 0);
00130
00131
00132
00133
         signal CS
                                : std_logic;
          signal adcRANGE
00134
                              : std_logic;
                             : std_logic;
00135
         signal adcRESET
                            : std_logic;
         signal adcSTDBY
00136
                              : std_logic;
00137
         signal convStA
00138
         signal convStB
                                    : std_logic;
                             : std_logic_vector(2 downto 0);
: std_logic;
         signal ovrSAMPLE
         signal refSEL
00140
00141
         signal sCLK
                                 : std_logic;
00142
         signal serSEL
                                 : std_logic;
         signal MT_ADDR
00143
                                : std_logic_vector(22 downto 0);
                                : std_logic;
00144
         signal MT_OE
00145
         signal MT_WE
                                  : std_logic;
         signal MT_ADV
00146
                                 : std logic;
                                : std_logic;
00147
         signal MT_CLK
         signal MT_UB
00148
                                : std_logic;
: std_logic;
         signal MT_LB
00149
         signal MT_CE
00150
                                 : std logic:
         signal MT_CRE
                               : std_logic;
00151
                               : std_logic;
: std_logic;
00152
         signal TX
         signal RX_LED
00153
         signal TX_LED
00154
                                : std_logic;
00155
         signal SPI_CLK
                               : std_logic;
: std_logic;
         signal DAC_CS
00156
         signal MOSI
00157
                               : std_logic;
          signal Stim_Active_led :std_logic_VECTOR(3 downto 0);
00158
                                       : STD_LOGIC;
00159
          signal DAC_Init_Done_led
00160
00161
         -- Clock period definitions
00162
         constant main_clk_period : time := 20ns;
         constant USB_clk_period : time := 30ns;
00163
00164
00165
          signal MT_DATA_reg : STD_LOGIC_VECTOR(15 downto 0);
00166
00167 BEGIN
00168 MT_DATA
                            <= MT_DATA_reg when MT_WE = '1' else -- read op
00169
                                    (others => 'Z');
00170
00171
         -- Instantiate the Unit Under Test (UUT)
```

```
00172
        uut: Main PORT MAP (
               main_clk => main_clk,
00173
00174
                reset => reset,
00175
                USB_clk => USB_clk ,
                Data => Data,
00176
00177
                FlagB_out => FlagB_out,
                idle_out => idle_out,
00178
00179
                --done_out => done_out,
               PktEnd => PktEnd,
--FlagA => FlagA,
00180
00181
                FlagB => FlagB,
00182
                --FlagC => FlagC,
00183
                SLRD => SLRD,
00184
                SLWR => SLWR,
00185
                SLOE => SLOE,
FIFOADDR_in => FIFOADDR_in,
00186
00187
                FIFOADDR => FIFOADDR,
00188
                                             => CS.
00189
                   CS
                   adcRANGE
00190
                                           => adcRANGE.
                                         => adcRESET,
                   adcRESET
00191
                  adcSTDBY
                                          => adcSTDBY,
=> convStA,
=> convStB,
00192
00193
                   convStA
                  convStB
00194
00195
                   ovrSAMPLE
                                          => ovrSAMPLE,
                                             => refSEL,
=> sCLK,
00196
                  refSEL
00197
                   sCLK
                  serSEL
doutA
                                            => serSEL,
00198
                                          => doutA,
00199
00200
                  doutB
                                          => doutB,
00201
                  -- Busy
                                                => Busy,
                  MT_ADDR => MT_ADDR,
00202
00203
                MT_DATA => MT_DATA ,
00204
                MT_OE => MT_OE,
00205
                MT_WE => MT_WE,
00206
                MT_ADV => MT_ADV,
00207
                MT_CLK => MT_CLK,
00208
                MT_UB => MT_UB,
00209
                MT_LB => MT_LB,
00210
                MT_CE => MT_CE,
00211
               MT_CRE => MT_CRE,
00212
                 MT_WAIT => MT_WAIT,
00213
                                                          => RX,
00214
                                                          => TX,
                   TX
00215
                   RX_led
                                                          => RX_led,
00216
                   TX_led
                                                          => TX_led,
00217
                   Stim_Active_led
                                                    => Stim_Active_led,
00218
                   DAC_Init_Done_led
                                                  => DAC_Init_Done_led,
00219
                   SPI_CLK
                                                       => SPI_CLK,
00220
                   DAC_CS
                                                         => DAC_CS,
                   MOSI
                                                        => MOSI
00221
00222
             );
00223
00224
         -- Clock process definitions
00225
         main_clk_process :process
00226
         begin
00227
             main_clk <= '0';
              wait for main_clk_period/2;
00228
              main_clk <= '1';
00229
00230
             wait for main_clk_period/2;
         end process;
00231
00232
         USB_clk_process :process
00233
00234
         begin
00235
             USB clk <= '0';
              wait for USB_clk_period/2;
00236
              USB_clk <= '1';
00237
             wait for USB_clk_period/2;
00238
00239
         end process;
00240
00241
         -- Stimulus process
00242
00243
         stim_proc: process
00244
         begin
           -- hold reset state for 100ms.
00245
             reset <= '0';
00246
00247
            wait for 60ns;
00248
            reset <= '1';
             wait for 1ms;
FlagB <= '0';
00249
00250
```

```
00251
              wait for 1ms;
FlagB <= '1';</pre>
00252
00253
00254
            --wait for main_clk_period*100;
00255
00256
            -- insert stimulus here
00257
00258
           wait:
00259
         end process;
00260
00261
         Testing: process
00262
00263
          constant My_Baud_Rate: integer := 115200;
          -- Make a jacket procedure around UART_tx, for convenience
00264
00265
          procedure send (data: in std_logic_vector) is
00266
          begin
00267
          UART tx(
          tx_line => RX,
00268
          data => data,
00269
00270
          baud_rate => My_Baud_Rate
00271
00272
          end;
00273
00274
          variable D: std_logic_vector(7 downto 0);
00275
00276
          begin
00277
00278
          MT_DATA_reg <= x"0003";
00279
00280
          -- Idle awhile
00281
         wait for 150 us;
00282
00283
          -- Send Config_Chan
00284 -- send(x"5A"); wait for 50 us;
00285 -- send(x"01"); wait for 50 us;
00286 -- send(x"00"); wait for 50 us;
00287 -- send(x"07"); wait for 50 us;
00288 -- send(x"01"); wait for 50 us;
00289 -- send(x"1F"); wait for 50 us;
00290 -- send(x"FF"); wait for 50 us;
00291
00292
          -- Send Set_Waveform
00293
          send(x"5A"); wait for 50 us;
00294
          send(x"05"); wait for 50 us;
00295
          send(x"00"); wait for 50 us;
00296
          send(x"0B"); wait for 50 us;
00297
          send(x"01"); wait for 50 us;
00298
          send(x"01"); wait for 50 us;
          send(x"12"); wait for 50 us;
00299
          send(x"34"); wait for 50 us;
00300
          send(x"56"); wait for 50 us;
00301
          send(x"78"); wait for 50 us;
00302
          send(x"FF"); wait for 50 us;
00303
00304
00305
          wait for 100 us;
00306
00307
          -- Send Set_Stim to start multi stim
00308
          send(x"5A"); wait for 50 us;
00309
          send(x"07"); wait for 50 us;
00310
          send(x"00"); wait for 50 us;
00311
          send(x"07"); wait for 50 us;
00312
          send(x"01"); wait for 50 us;
00313
          send(x"01"); wait for 50 us;
00314
          send(x"FF"); wait for 50 us;
00315
00316
00317
          wait for 200 us;
00318
          -- Send Set_Stim to stop multi stim
00319
          send(x"5A"); wait for 50 us;
send(x"07"); wait for 50 us;
00320
00321
          send(x"00"); wait for 50 us;
00322
          send(x"07"); wait for 50 us;
00323
          send(x"00"); wait for 50 us;
00324
          send(x"00"); wait for 50 us;
00325
00326
          send(x"FF"); wait for 50 us;
00327
00328
00329
```

```
00330 -- -- Some more characters - use a walking-ones pattern:
00331 -- for i in D'range loop
00332 -- D := (others => '0');
00333 -- D(i) := '1';
00334 -- send(D);
00335 -- wait for 50 us;
00336 -- end loop;
00337 --
00338 -- -- Idle some more
00339 -- wait for 50 us;
00340 --
00341 -- -- And finally, just for fun, send a 10-bit character:
00342 -- send("1111100000");
00343
        wait; -- That's All Folks
end process;
00344
00345
00346
         -- Busy
00347
00348 --process(main_clk, reset)
00349 --begin
00350 -- if reset = '0' then
00351 -- Busy <= '0';
00352 --
          elsif rising_edge(main_clk) and convStA = '0' then
00353 --
            Busy <= '1';
00354 -- elsif rising_edge(main_clk) then
00355 -- Busy <= '0';
00356 -- end if;
00357 --end process;
00358
00359 END;
```

MSG_01_Config_Chan.vhd

```
00001 --
00002 -- Company:
00003 -- Engineer:
00004 --
00005 -- Create Date:
                        19:44:35 01/27/2012
00006 -- Design Name:
00007 -- Module Name:
                        ADC_Module - Behavioral
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 -- Dependencies:
00014 --
00015 -- Revision:
00016 -- Revision 0.01 - File Created
00017 -- Additional Comments:
00018 --
00019 -----
00020 library IEEE;
00021 use IEEE.STD_LOGIC_1164.ALL;
00022 use IEEE.STD_LOGIC_ARITH.ALL;
00023 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00024
00025 ---- Uncomment the following library declaration if instantiating
00026 ---- any Xilinx primitives in this code.
00027 --library UNISIM;
00028 --use UNISIM.VComponents.all;
00029
00030 use work.MSG_01_Config_Chan_pkg.all;
00031
00032 entity MSG_01_Config_Chan is
00033
      Port ( clk
                                          : in STD_LOGIC;
00034
                reset
                                           : in STD_LOGIC;
00035
                   MSG_Start
                                               : in STD_LOGIC;
00036
                   MSG_Complete
                                             : out STD_LOGIC;
00037
00038
                   -- Header Information
00039
                   MSG_Channel
                                             : in STD_LOGIC_VECTOR(7 downto 0);
00040
                    -- Channel Configuration
00042
                   Channell_Config
                                      : out STD_LOGIC_VECTOR(7 downto 0);
```

```
: out STD_LOGIC_VECTOR(7 downto 0);
                    Channel2 Config
00043
00044
                    Channel3_Config
00045
                    Channel4 Config
00046
                    Channel5_Config
                                           : out STD_LOGIC_VECTOR(7 downto 0);
00047
                    Channel6_Config
                                           : out STD_LOGIC_VECTOR(7 downto 0);
                                          : out STD_LOGIC_VECTOR(7 downto 0);
: out STD_LOGIC_VECTOR(7 downto 0);
00048
                    Channel7 Config
                    Channel8_Config
00049
00050
00051
                    -- RX FIFO Signals
                   RX_FIFO_DOUT
                                             : in STD_LOGIC_VECTOR (7 downto 0);
00052
                                            : out STD_LOGIC;
: in STD_LOGIC;
                    RX_FIFO_RD_EN
00053
00054
                    RX_FIFO_EMPTY
00055
00056
                    -- TX FIFO Signals
                                               : out STD_LOGIC_VECTOR(7 downto 0);
                    TX_FIFO_DIN
00057
                                            : out STD_LOGIC
                    TX_FIFO_WR_EN
00058
00059
00060 end MSG_01_Config_Chan;
00061
00062 architecture Behavioral of MSG_01_Config_Chan is
00063
00064 signal Channell_Config_reg
                                      : STD_LOGIC_VECTOR(7 downto 0);
                                   : STD_LOGIC_VECTOR(7 downto 0);
00065 signal Channel2_Config_reg
00066 signal Channel3_Config_reg
                                       : STD_LOGIC_VECTOR(7 downto 0);
00067 signal Channel4_Config_reg
                                      : STD_LOGIC_VECTOR(7 downto 0);
00068 signal Channel5_Config_reg
                                       : STD_LOGIC_VECTOR(7 downto 0);
00069 signal Channel6_Config_reg
                                      : STD_LOGIC_VECTOR(7 downto 0);
00070 signal Channel7_Config_reg
                                       : STD_LOGIC_VECTOR(7 downto 0);
00071 signal Channel8_Config_reg
                                     : STD_LOGIC_VECTOR(7 downto 0);
00072
                                         : STD_LOGIC_VECTOR(15 downto 0);
00073 signal async_flags
00074 signal count
                                             : STD_LOGIC_VECTOR(7 downto 0);
00075
                                        : STD_LOGIC_VECTOR(7 downto 0);
00076 signal reply_length
00077 signal status
                                            : STD_LOGIC_VECTOR(7 downto 0) := x"45";
00078
00079 ----- MSG_ID 0x01 - CONFIG_CHAN signals -----
00080 signal CONFIG_CHAN_return_reg : STD_LOGIC_VECTOR(7 downto 0);
00081
00082
00083 component MSG_01_Config_Chan_states
                                           : in STD_LOGIC;
00084 Port ( clk
                                             : in STD_LOGIC;
                 MSG_Start
                                             : in STD_LOGIC;
00086
00087
                 FIFO_EMPTY
                                               : in STD_LOGIC;
00088
                 reply_length
                                            : in STD_LOGIC_VECTOR(7 downto 0);
                                             : in STD_LOGIC_VECTOR(7 downto 0);
: out STD_LOGIC_VECTOR(15 downto 0) -- flags to enable
00089
                 count
00090
                 async_flags
functions 00091
                  );
00092 end component;
00093
00094 begin
00095
00096 MSG_Complete <= async_flags(DONE_FLAG);
00097
00098 --
00099 ----- MSG_Reply Information -----
00100 -----
00101 --CONFIG_CHAN_return_reg
00102 process(clk, reset)
00103 begin
00104 if reset = '0' then
            CONFIG_CHAN_return_reg <= (others => '0');
00105
00106
        elsif rising_edge(clk) then
        case MSG_Channel is
    when x"01" => CONFIG_CHAN_return_reg <=</pre>
00107
00108
     Channel1_Config_reg;
                when x"02" => CONFIG_CHAN_return_reg <=
00109
     Channel2_Config_reg;
                when x"03" =>
00110
                                  CONFIG_CHAN_return_reg <=
     Channel3_Config_reg;
                when x"04" =>
00111
                                  CONFIG_CHAN_return_reg <=
     Channel4_Config_reg;
                when x"05" =>
00112
                                  CONFIG_CHAN_return_reg <=
     Channel5_Config_reg;
00113
                 when x"06" =>
                                  CONFIG_CHAN_return_reg <=
     Channel6_Config_reg;
                 when x"07" => CONFIG_CHAN_return_reg <=
00114
```

```
Channel7_Config_reg;
                when x"08" => CONFIG_CHAN_return_reg <=
00115
     Channel8 Config reg;
00116
                when others => CONFIG_CHAN_return_reg <=
     Channel1_Config_reg;
00117 end case;
00118 end if;
00119 end process;
00120
00121 -- TX FIFO DIN
00122 process(clk, reset)
00123 begin
       if reset = '0' then
00124
             TX_FIFO_DIN <= (others => '0');
00125
        elsif rising_edge(clk) then
00126
             if async_flags(SET_REPLY_BYTE_FLAG) = '1' then -- MSG_ID x"01" - CONFIG_CHAN
00127
00128
                 reply_length <= x"07";</pre>
00129
                  case count is
                      when x"00" \Rightarrow TX_FIFO_DIN \ll x"5A";
00130
                                                                                        -- Start Byte
                      when x"01" \Rightarrow TX_{FIFO_DIN} \ll x"81";
00131
                                                               -- Reply MSG_ID
                      when x"02" \Rightarrow TX_FIFO_DIN \ll x"00";
00132
                                                                                            -- Reply
     Length_H
00133
                      when x"03" \Rightarrow TX_FIFO_DIN \ll x"07";
                                                                                            -- Reply
     Length_L
00134
                      when x"04" \Rightarrow TX_FIFO_DIN \Leftarrow MSG_Channel;
     -- MSG_Channel
00135
                      when x"05" \Rightarrow TX_FIFO_DIN \Leftarrow CONFIG_CHAN_return_reg;
                      when x"06" \Rightarrow TX_FIFO_DIN <= x"11";
00136
00137
                      when others => TX_FIFO_DIN \le x"25";
00138
00139
             elsif async_flags(READ_MESSAGE_FLAG) = '1' then
00140
                 TX_FIFO_DIN <= RX_FIFO_DOUT;
00141
      end if;
00142
00143 end process;
00144
00145
00146 -----
00147 ----- Channel Configuration Registers ------
00149 -- ChannelX_Config_reg
00150 process(clk, reset)
00151 begin
        if reset = '0' then
00153
             Channel1_Config_reg <= (others => '0');
00154
              Channel2_Config_reg <= (others => '0');
             Channel3_Config_reg <= (others => '0');
00156
             Channel4_Config_reg <= (others => '0');
             Channel5_Config_reg <= (others => '0');
00157
00158
             Channel6_Config_reg <= (others => '0');
             Channel7_Config_reg <= (others => '0');
00159
             Channel8_Config_reg <= (others => '0');
00160
00161
        elsif rising_edge(clk) then
             if async_flags(READ_MESSAGE_FLAG) = '1' and count = x"00" then
                                                                                    -- Config
00162
      Channel
00163
                 case MSG_Channel is
                      when x"01" => Channell_Config_reg <=
00164
      RX_FIFO_DOUT;
                      when x"02" => Channel2 Config reg <=
00165
      RX_FIFO_DOUT;
00166
                      when x"03" =>
                                     Channel3_Config_reg <=
      RX_FIFO_DOUT;
                      when x"04" =>
00167
                                      Channel4_Config_reg <=
      RX_FIFO_DOUT;
                      when x"05" =>
00168
                                      Channel5_Config_reg <=
      RX_FIFO_DOUT;
                      when x"06" =>
00169
                                      Channel6_Config_reg <=
     RX_FIFO_DOUT;
00170
                      when x"07" =>
                                      Channel7_Config_reg <=
     RX_FIFO_DOUT;
                      when x"08" =>
00171
                                      Channel8_Config_reg <=
     RX_FIFO_DOUT;
00172
                      when others =>
                 end case;
00173
00174
            end if;
00175
        end if;
00176 end process;
00177
00178 Channell_Config <= Channell_Config_reg;
```

```
00179 Channel2_Config <= Channel2_Config_reg;
00180 Channel3_Config <= Channel3_Config_reg;</pre>
00181 Channel4_Config <= Channel4_Config_reg;
00182 Channel5_Config <= Channel5_Config_reg;
00183 Channel6_Config <= Channel6_Config_reg;
00184 Channel7_Config <= Channel7_Config_reg;
00185 Channel8_Config <= Channel8_Config_reg;
00186
00187 -----
00188 ------ RX_FIFO ------
00189 -----
00190 -- RX_FIFO_RD_EN
00191 process(clk, reset)
00192 begin
00193 if reset = '0' then
          RX_FIFO_RD_EN <= '0';
00194
     elsif rising_edge(clk) then
00195
      if async_flags(RX_RD_EN_FLAG) = '1' then
00196
00197
              RX_FIFO_RD_EN <= '1';
        else
   RX_FIFO_RD_EN <= '0';
end if;</pre>
00198
00199
00200
      end if;
00201
00202 end process;
00203
00204 -----
00205 ------ TX_FIFO ------
00206 -----
00207 -- TX_FIFO_WR_EN
00208 process(clk, reset)
00209 begin
00210 if reset = '0' then
00211
           TX_FIFO_WR_EN <= '0';
      elsif rising_edge(clk) then
if async_flags(TX_WR_EN_FLAG) = '1' then
00212
00213
00214
               TX_FIFO_WR_EN <= '1';
00215
       else
TX_I
end if;
00216
              TX_FIFO_WR_EN <= '0';
00217
00218
       end if;
00219 end process;
00220
00221 -----
00222 ----- MSG_01_Config_Chan_states -----
00224 states : MSG_01_Config_Chan_states
00225 port map(
      clk
00226
                                      => clk,
00227
        rst_n
                                    => reset,
00228
       MSG_Start
                                   => MSG_Start,
       FIFO_EMPTY
00229
                                      => RX_FIFO_EMPTY,
00230
        reply_length
                                    => reply_length,
00231
        count
                                       => count.
        async_flags
                                     => async_flags
00232
00233
       );
00234
00235 --
00236 ----- Counter -----
00237 -----
00238
00239 -- count
00240 process(clk, reset)
00241 begin
00242 if reset = '0' then
           count <= (others => '0');
00243
      elsif rising_edge(clk) then
00244
        if async_flags(INC_COUNT_FLAG) = '1' then
00245
00246
              count <= count + 1;</pre>
           elsif async_flags(IDLE_FLAG) = '1' then
00247
00248
              count <= x"00";
           elsif async_flags(CLEAR_COUNT_FLAG) = '1' then
00249
00250
              count <= x"00";
00251
           end if;
      end if;
00252
00253 end process;
00254
00255
00256 end Behavioral;
00257
```

MSG_01_Config_Chan_main_states.vhd

```
00002 -- Company:
00002 -- Engineer:
00004 --
00005 -- Create Date:
00006 -- Design Name:
00007 -- Module Name:
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 --
00014 --
00015 -- Dependencies:
00016 --
00017 -- Revision:
00018 --
00019 -- Additional Comments:
00020 --
00021 ----
00022 library IEEE;
00023 use IEEE.STD_LOGIC_1164.ALL;
00024 use IEEE.numeric_std.all;
00025 --use IEEE.STD_LOGIC_ARITH.ALL;
00026 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00027
00028 use work.MSG_01_Config_Chan_pkg.all;
00030 ---- Uncomment the following library declaration if instantiating
00031 ---- any Xilinx primitives in this code.
00032 library UNISIM;
00033 use UNISIM. VComponents.all;
00034
00035 entity MSG_01_Config_Chan_states is
00036 Port ( clk
                                           : in STD_LOGIC;
                                             : in STD_LOGIC;
: in STD_LOGIC;
00037
                  rst n
00038
                  MSG_Start
00039
                  FIFO_EMPTY
                                               : in STD_LOGIC;
00040
                                              : in STD_LOGIC_VECTOR(7 downto 0);
                 reply_length
                                                 : in STD_LOGIC_VECTOR(7 downto 0);
00041
                 count
00042
                  async_flags
                                               : out STD_LOGIC_VECTOR(15 downto 0) --flags to enable
     functions
00043
                  );
00044 end MSG_01_Config_Chan_states;
00045
00046 architecture Behavioral of MSG_01_Config_Chan_states is
00047
00048
             --Control signals
00049
00050 signal curr_state : std_logic_vector(7 downto 0) := IDLE; -- FSM current state 00051 signal next_state : std_logic_vector(7 downto 0) := IDLE; -- FSM next state
00052
00053 begin
00054 -----
00055
        -- synchronous part of state machine here
00056 data_in_latch: process(clk, rst_n)
00057 begin
00058 if rst_n = '0' then
00059
          curr_state <= (others => '0');
       elsif rising_edge(clk) then
00060
00061
             curr_state <= next_state;
00061 cu
00063 end process;
00064
00065
              -- async part of state machine to set function flags
00066 MSG_01_Config_Chan_state: process(rst_n, curr_state,
     reply_length, count)
00067 begin
00068
       if rst_n = '0' then
00069
             async_flags <= (others => '0');
00070
00071
            async_flags <= (others => '0');
00072
             case curr_state is
00073
00074
                  when IDLE =>
```

```
async_flags(IDLE_FLAG) <= '1';</pre>
00075
                                                                -- init
00076
00077 -- Message Request Payload and Checksum
00078
                 when READ_MESSAGE =>
00079
                      async_flags(READ_MESSAGE_FLAG) <= '1';</pre>
00080
                  when INC_RX_FIFO =>
00081
                          async_flags(INC_COUNT_FLAG) <= '1';
00082
                          async_flags(RX_RD_EN_FLAG) <= '1';</pre>
00083
                          --async_flags(TX_WR_EN_FLAG) <= '1'; -- uncomment to enable TX loopback of incoming
00084
     messages (except for start byte)
00085
00086
                  when VALIDATE_MSG =>
00087
                      async_flags(CLEAR_COUNT_FLAG) <= '1';</pre>
00088
00089
00090 -- Message Reply
                  when SET_REPLY_BYTE =>
00091
                     async_flags(SET_REPLY_BYTE_FLAG) <= '1';</pre>
00092
00093
00094
00095
                  when SEND_REPLY_BYTE =>
00096
                      if(count = reply_length) then
00097
                       else
                          async_flags(TX_WR_EN_FLAG) <= '1';
00098
00099
                          async_flags(INC_COUNT_FLAG) <= '1';</pre>
00100
                       end if;
00101
00102
00103
                  when FINISH =>
00104
                     async_flags(DONE_FLAG) <= '1';</pre>
                                                                -- done flag
00105
                  when others =>
00106
                      async_flags <= (others => '0');
00107
             end case;
       end if;
00108
00109 end process;
00110
00111
00112
00114 -- MSG_01_ConfigChan state machine
00115
00116
00117 MSG_01_Config_Chan_asynch_state: process(rst_n,
     curr_state, count, MSG_Start, FIFO_EMPTY,
      reply_length)
00118 begin
       if rst_n = '0' then
00119
00120
             next_state <= IDLE;</pre>
00121
        else
00122
             case curr state is
00123
              when IDLE =>
                      if MSG_Start = '1' then
00124
                          next_state <= DELAY_STATE;</pre>
00125
00126
                      else
00127
                          next state <= IDLE;</pre>
                      end if;
00128
00129
00130
                  when DELAY_STATE =>
00131
                      if count = 2 then
                          next_state <= VALIDATE_MSG;</pre>
00132
00133
00134
                         next_state <= WAIT_FOR_NEXT_BYTE;</pre>
00135
                      end if;
00136
                  when WAIT_FOR_NEXT_BYTE =>
   if FIFO_EMPTY = '0' then
00137
00138
                          next_state <= READ_MESSAGE;</pre>
00139
00140
00141
                          next_state <= WAIT_FOR_NEXT_BYTE;</pre>
00142
                       end if;
00143
00144
                  when READ_MESSAGE =>
00145
                     next_state <= INC_RX_FIFO;</pre>
00146
```

```
00147
                  when INC_RX_FIFO =>
00148
                      next_state <= DELAY_STATE;</pre>
00149
00150
                  when VALIDATE_MSG =>
00151
                     next_state <= SET_REPLY_BYTE;</pre>
00152
00153
00154 -- Message Reply
00155
00156
                 when SET_REPLY_BYTE =>
00157
                    next_state <= SEND_REPLY_BYTE;</pre>
00158
                 when SEND_REPLY_BYTE =>
00159
00160
                    if count = reply_length then
                          next_state <= FINISH;</pre>
00161
00162
00163
                         next state <= SET REPLY BYTE;</pre>
00164
                      end if:
00165
00166
                  when FINISH =>
                    next_state <= IDLE;</pre>
00167
00168
00169
                  when OTHERS =>
00170
                      next_state <= IDLE;</pre>
00171
             end case;
00172
       end if:
00173 end process;
00174
00175
00176 end Behavioral;
00177
00178
```

MSG_01_Config_Chan_pkg.vhd

```
00001 -----
00002 -- Company: WMU - Thesis
00003 -- Engineer:
                     KDB
00004 --
00005 -- Create Date:
00006 -- Design Name:
00007 -- Module Name:
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 --
00014 --
00015 --
00016 -- Dependencies:
00017 --
00018 -- Revision:
00019 -- Revision 0.01 - File Created
00020 -- Additional Comments:
00021 --
00022 ----
00023 library IEEE;
00024 use IEEE.STD_LOGIC_1164.ALL;
00025 use IEEE.numeric_std.all;
00026 --use IEEE.STD_LOGIC_ARITH.ALL;
00027 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00028
00029 package MSG_01_Config_Chan_pkg is
00030
00031
00032 constant IDLE
                                                          : STD_LOGIC_VECTOR(7 downto 0) := x"00";
00033
00034 constant DELAY_STATE
                                                       : STD_LOGIC_VECTOR(7 downto 0) := x"01";
00035 constant WAIT_FOR_NEXT_BYTE
                                                    : STD_LOGIC_VECTOR(7 downto 0) := x"02";
00036 constant READ_MESSAGE
                                                     : STD_LOGIC_VECTOR(7 downto 0) := x"03";
00037 constant INC_RX_FIFO
                                                       : STD_LOGIC_VECTOR(7 downto 0) := x"04";
00038 constant VALIDATE_MSG
                                                      : STD_LOGIC_VECTOR(7 downto 0) := x"05";
```

```
00039
                                                   : STD_LOGIC_VECTOR(7 downto 0) := x"10";
00040 constant SET_REPLY_BYTE
00041 constant SEND_REPLY_BYTE
                                                      : STD_LOGIC_VECTOR(7 downto 0) := x"11";
00042
00043
00044 constant FINISH
                                                       : STD LOGIC VECTOR(7 downto 0) := x"FF";
00045
00046
00047
00048 constant IDLE_FLAG
                                                     : integer := 0;
00049
00050 constant INC_COUNT_FLAG
                                                        : integer := 1;
00051 constant CLEAR_COUNT_FLAG
                                                     : integer := 2;
00052
00053 constant RX RD EN FLAG
                                                    : integer := 3;
00054 constant READ_MESSAGE_FLAG
                                                     : integer := 4;
00055
00056 constant SET_REPLY_BYTE_FLAG
                                                  : integer := 5;
00057 constant TX_WR_EN_FLAG
                                                    : integer := 6;
00058
00059
00060
00061 constant DONE_FLAG
                                                    : integer := 15;
00062
00063
00064
00065 end MSG_01_Config_Chan_pkg;
00066
00067 package body MSG_01_Config_Chan_pkg is
00068
00069 end MSG_01_Config_Chan_pkg;
00070
00071
```

MSG_GET_WAVEFORM.vhd

```
00001 ---
00002 -- Company:
00003 -- Engineer:
00004 --
00005 -- Create Date:
                      19:44:35 01/27/2012
00006 -- Design Name:
00007 -- Module Name:
                        ADC_Module - Behavioral
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 -- Dependencies:
00014 --
00015 -- Revision:
00016 -- Revision 0.01 - File Created
00017 -- Additional Comments:
00018 --
00019 ----
00020 library IEEE;
00021 use IEEE.STD_LOGIC_1164.ALL;
00022 use IEEE.STD_LOGIC_ARITH.ALL;
00023 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00024
00025 ---- Uncomment the following library declaration if instantiating
00026 ---- any Xilinx primitives in this code.
00027 --library UNISIM;
00028 --use UNISIM.VComponents.all;
00029
00030 use work.MSG_GET_WAVEFORM_pkg.all;
00031
00032 entity MSG_GET_WAVEFORM is
00033
      Port ( clk
                                          : in STD_LOGIC;
00034
                                           : in STD_LOGIC;
00035
                   MSG_Start
                                               : in STD_LOGIC;
00036
                   MSG_Complete
                                            : out STD_LOGIC;
00037
                   -- Header Information
00039
                   MSG_Channel
                                              : in STD_LOGIC_VECTOR(7 downto 0);
```

```
00040
                   -- RX_FIFO Signals
00041
00042
                  RX_FIFO_DOUT
                                           : in STD LOGIC VECTOR (7 downto 0);
                                       : in SID_LOGIC;
                  RX_FIFO_RD_EN
00043
00044
                  RX_FIFO_EMPTY
                                          : in STD_LOGIC;
00045
00046
                   -- TX FIFO Signals
                  TX FIFO DIN
                                            : out STD LOGIC VECTOR(7 downto 0);
00047
00048
                                          : out STD_LOGIC;
                  TX_FIFO_WR_EN
00049
00050
                   -- RAM Module Control
                  RAM_Start_Op
00051
                                          : out STD LOGIC;
                                          : in STD_LOGIC;
00052
                  RAM_Op_Done
00053
                                             : out STD LOGIC;
                   RAM WE
                                         : out STD_LOGIC_VECTOR(22 downto 0);
: in STD_LOGIC_VECTOR(15 downto 0);
                   RAM_ADDR
00054
00055
                   RAM DOUT
                                           : out STD_LOGIC_VECTOR(15 downto 0);
00056
                  RAM DIN
00057
                   -- RAM_Arbiter
00058
                  RAM_Bus_Request : out STD_LOGIC;
RAM_Bus_Busy : out STD_LOGIC;
RAM_Bus_Grant : in STD_LOGIC
00059
                                           : out STD_LOGIC;
00060
00061
00062
00063 end MSG_GET_WAVEFORM;
00064
00065 architecture Behavioral of MSG_GET_WAVEFORM is
00066
00067 signal async_flags
                                         : STD LOGIC VECTOR(21 downto 0);
00068 signal count
                                          : STD_LOGIC_VECTOR(7 downto 0);
00069
00070 signal reply_header_length : STD_LOGIC_VECTOR(7 downto 0);
                                          : STD_LOGIC_VECTOR(7 downto 0) := x"55";
00071 signal status
00072 signal checksum
                                       : STD_LOGIC_VECTOR(7 downto 0) := x"FF";
00073
00075 signal num_samples : STD_LOGIC_VECTOR(7 downto 0);
00076 signal amplitude_reg : STD_LOGIC_VECTOR(15 downto 0)
00076 signal amplitude_reg
                                           : STD_LOGIC_VECTOR(15 downto 0);
00077 signal time_reg
                                       : STD_LOGIC_VECTOR(15 downto 0);
00078 signal RAM_ADDR_reg
                                       : STD_LOGIC_VECTOR(22 downto 0);
00079
08000
00081 component MSG_GET_WAVEFORM_states
00082 Port ( clk
                                        : in STD_LOGIC;
                                          : in STD_LOGIC;
: in STD_LOGIC;
00083
00084
                MSG_Start
00085
                FIFO_EMPTY
                                         : in STD_LOGIC;
: in STD_LOGIC;
                RAM_Op_Done
                RAM_Bus_Grant
00086
                                           : in STD_LOGIC;
00087
                reply_header_length : in STD_LOGIC_VECTOR(7 downto 0);
num_samples : in STD_LOGIC_VECTOR(7 downto 0)
00088
                                         : in STD_LOGIC_VECTOR(7 downto 0);
00089
                                              : in STD_LOGIC_VECTOR(7 downto 0);
00090
                count
                                            : out STD_LOGIC_VECTOR(21 downto 0) --flags to enable
00091
                async_flags
   functions
00092
                );
00093 end component;
00094
00095 begin
00096
00097 MSG_Complete <= async_flags(DONE_FLAG);
00098
00099 -----
00100 ----- Waveform Information -----
00101 -----
00102 -- num_samples
00103 process(clk, reset)
00104 begin
00105 if reset = '0' then
00106
           num_samples <= (others => '0');
      elsif rising_edge(clk) then
00107
      if async_flags(NUM_SAMPLES_CAPTURE_FLAG) = '1' then
00108
              num_samples <= RAM_DOUT(7 downto 0);</pre>
00109
      end if;
            end if;
00110
00111
00112 end process;
00113
00114 -- amplitude_reg
00115 process(clk, reset)
00116 begin
       if reset = '0' then
00117
```

```
00118
            amplitude_reg <= (others => '0');
       elsif rising_edge(clk) then
00119
          if async_flags(AMPLITUDE_CAPTURE_FLAG) = '1' then
00120
00121
                amplitude_reg <= RAM_DOUT;</pre>
00122
            end if;
        end if:
00123
00124 end process;
00125
00126 -- time req
00127 process(clk, reset)
00128 begin
      if reset = '0' then
00129
           time_reg <= (others => '0');
00130
00131
        elsif rising_edge(clk) then
        if async_flags(TIME_CAPTURE_FLAG) = '1' then
00132
00133
              time_reg <= RAM_DOUT;
           end if;
00134
       end if;
00135
00136 end process;
00137
00138 -----
00139 ----- MSG_Reply Information -----
00140 -----
00141
00142 -- TX_FIFO_DIN
00143 process(clk, reset)
00144 begin
      if reset = '0' then
00145
00146
           TX_FIFO_DIN <= (others => '0');
00147
        elsif rising_edge(clk) then
           if async_flags(SET_REPLY_BYTE_FLAG) = '1' then
00148
00149
                reply_header_length <= x"06";</pre>
00150
                case count is
                    when x"00" \Rightarrow TX_FIFO_DIN \ll x"5A";
00151
                                                                                  -- Start Byte
                    when x"01" \Rightarrow TX_FIFO_DIN \ll x"86";
00152
                                                                                      -- Reply
     MSG_ID
00153
                    when x"02" \Rightarrow TX_FIFO_DIN <= x"00";
                                                                                      -- Reply
     Length_H
                                                                                      -- Reply
00154
                    when x"03" \Rightarrow TX_FIFO_DIN <= x"07";
     Length_L
                    when x"04" => TX_FIFO_DIN <= MSG_Channel;
     channel
                    when x"05" => TX_FIFO_DIN <= status;
     status
00157
                    --when x"06" => TX_FIFO_DIN <= x"FF";
00158
                    when others => TX_FIFO_DIN <= x"25";
00159
               end case;
            elsif async_flags(NUM_SAMPLES_WR_FLAG) = '1' then
00160
00161
               TX_FIFO_DIN <= num_samples;
            elsif async_flags(AMPLITUDE_H_WR_FLAG) = '1' then
00162
00163
               TX_FIFO_DIN <= amplitude_reg(15 downto 8);</pre>
            elsif async_flags(AMPLITUDE_L_WR_FLAG) = '1' then
00164
00165
               TX_FIFO_DIN <= amplitude_reg(7 downto 0);</pre>
00166
            elsif async_flags(TIME_H_WR_FLAG) = '1' then
00167
               TX_FIFO_DIN <= time_reg(15 downto 8);</pre>
            elsif async_flags(TIME_L_WR_FLAG) = '1' then
00168
00169
                TX_FIFO_DIN <= time_reg(7 downto 0);</pre>
            elsif async_flags(CHECKSUM_WR_FLAG) = '1' then
00170
00171
               TX FIFO DIN <= checksum;
            end if;
00172
        end if:
00173
00174 end process;
00175
00176 -----
00177 ----- RAM ------
00178 -----
00179 RAM_WE <= '1'; -- always in set to read
00180 RAM_ADDR <= RAM_ADDR_reg;
00181 RAM_DIN <= (others => '1'); -- RAM_DIN not used
00182
00183 -- RAM_Start_Op
00184 process(clk, reset)
00185 begin
      if reset = '0' then
00186
           RAM_Start_Op <= '0';</pre>
00187
00188
        elsif rising_edge(clk) then
        if async_flags(START_MEM_OP_FLAG) = '1' then
00189
00190
               RAM_Start_Op <= '1';</pre>
00191
            else
```

```
00192
                RAM Start Op <= '0';
00192 RAM_
00193 end if;
00194 end if;
00195 end process;
00196
00197 -- RAM_ADDR_reg
00198 process(clk, reset)
00199 begin
      if reset = '0' then
00200
           RAM_ADDR_reg <= (others => '0');
00201
        elsif rising_edge(clk) then
00202
           if async_flags(NUM_SAMPLES_RD_FLAG) = '1' then
00203
00204
                RAM_ADDR_reg(22 downto 16) <= (others => '0');
                 case MSG_Channel is
00205
                    when x"01" =>
                                            RAM ADDR reg(15 downto 0) \leq x"0000";
00206
                    when x"02" =>
                                            RAM_ADDR_reg(15 downto 0) <= x"1000";
00207
                    when x"03" =>
                                           RAM_ADDR_reg(15 downto 0) <= x"2000";
RAM_ADDR_reg(15 downto 0) <= x"3000";
00208
                    when x"04" =>
00209
                                         RAM_ADDR_reg(15 downto 0) <= x"4000";
RAM_ADDR_reg(15 downto 0) <= x"5000";
RAM_ADDR_reg(15 downto 0) <= x"6000";
RAM_ADDR_reg(15 downto 0) <= x"7000";
RAM_ADDR_reg(15 downto 0) <= x"8000";
RAM_ADDR_reg(15 downto 0) <= x"8000";
                    when x"05" =>
00210
                    when x"06" =>
00211
                    when x"07" =>
00212
                    when x"08" =>
00213
00214
                    when others =>
                end case;
00215
00216
           elsif async_flags(AMPLITUDE_RD_FLAG) = '1' then
            RAM_ADDR_reg <= RAM_ADDR_reg + 1;
elsif async_flags(TIME_RD_FLAG) = '1' then
00217
00218
         end if;
00219
                RAM_ADDR_reg <= RAM_ADDR_reg + 1;</pre>
      end if;
00220
00221
00222 end process;
00223
00224
00225 -----
00226 ----- RX_FIFO -----
00227 -----
00228 -- RX_FIFO_RD_EN
00229 process(clk, reset)
00230 begin
00231 if reset = '0' then
            RX_FIFO_RD_EN <= '0';
00232
       elsif rising_edge(clk) then
00233
        if async_flags(RX_RD_EN_FLAG) = '1' then
00234
00235
                RX_FIFO_RD_EN <= '1';
00236
        else
RX_I
end if;
00237
                RX_FIFO_RD_EN <= '0';
        end if;
00239
00240 end process;
00241
00242
00243 -----
00244 ----- TX_FIFO -----
00245 -----
00246 -- TX_FIFO_WR_EN
00247 process(clk, reset)
00248 begin
00249 if reset = '0' then
00250 TY FIED WE BY
          TX FIFO WR EN <= '0';
00250
      elsif rising_edge(clk) then
00251
        if async_flags(TX_WR_EN_FLAG) = '1' then
00252
                TX_FIFO_WR_EN <= '1';
00253
00254
           else
                TX_FIFO_WR_EN <= '0';
00255
00256
            end if;
        end if:
00257
00258 end process;
00259
00260
00261 -----
00262 ----- RAM Arbiter -----
00263 -----
00264
00265 -- RAM_Bus_Request
00266 process(clk, reset)
00267 begin
00268 if reset = '0' then
           RAM_Bus_Request <= '0';</pre>
00269
00270 elsif rising_edge(clk) then
```

```
00271
            if async_flags(RAM_BUS_REQUEST_FLAG) = '1' then
               RAM_Bus_Request <= '1';
00272
00273
            else
00274
             RAM_Bus_Request <= '0';
        end if;
00275
      end if;
00276
00277 end process;
00278
00279 -- RAM_Bus_Busy
00280 process(clk, reset)
00281 begin
00282 if reset = '0' then
          RAM_Bus_Busy <= '0';
00283
      elsif rising_edge(clk) then
00284
       if async_flags(RAM_BUS_BUSY_FLAG) = '1' then
    RAM_Bus_Busy <= '1';</pre>
00285
00286
00287
        end if;
             RAM_Bus_Busy <= '0';</pre>
00288
00289
00290
       end if:
00291 end process;
00292
00293
00294 -----
00295 ----- MSG_GET_WAVEFORM_states -----
00296 -----
00297 states : MSG_GET_WAVEFORM_states
00298 port map(
00299
     clk
                                      => clk,
00300
        rst_n
00301
       MSG_Start
                                   => MSG_Start,
                                   => RX_FIFO_EMPTY,
=> RAM_Op_Done,
00302
        FIFO_EMPTY
00303
        RAM_Op_Done
00304
        RAM_Bus_Grant
                                    => RAM_Bus_Grant,
        reply_header_length => reply_header_length,
00305
                                    => num_samples,
00306
        num_samples
00307
        count
                                       => count,
00308
        async_flags
                                      => async_flags
00309
00310
00312 ----- Counter ------
00314
00315 -- count
00316 process(clk, reset)
00317 begin
00318 if reset = '0' then
           count <= (others => '0');
00319
      elsif rising_edge(clk) then
00320
      if async_flags(INC_COUNT_FLAG) = '1' then
00321
00322
               count <= count + 1;</pre>
          elsif async_flags(IDLE_FLAG) = '1' then
00323
               count <= x"00";
00324
00325
           elsif async_flags(CLEAR_COUNT_FLAG) = '1' then
00326
               count <= x"00";
00327
            end if:
      end if;
00328
00329 end process;
00330
00331
00332 end Behavioral;
00333
```

MSG_GET_WAVEFORM_main_states.vhd

```
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 --
00014 --
00015 -- Dependencies:
00016 --
00017 -- Revision:
00018 --
00019 -- Additional Comments:
00020 --
00021 -----
00022 library IEEE;
00023 use IEEE.STD_LOGIC_1164.ALL;
00024 use IEEE.numeric_std.all;
00025 -- use IEEE.STD LOGIC ARITH.ALL;
00026 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00027
00028 use work.MSG GET WAVEFORM pkg.all;
00029
00030 ---- Uncomment the following library declaration if instantiating
00031 ---- any Xilinx primitives in this code.
00032 library UNISIM;
00033 use UNISIM. VComponents.all;
00034
00035 entity MSG_GET_WAVEFORM_states is
00036 Port ( clk
                                           : in STD_LOGIC;
00037
                 rst n
                                             : in STD_LOGIC;
00038
                 MSG_Start
                                             : in STD_LOGIC;
                                             : in STD_LOGIC;
: in STD_LOGIC;
00039
                  FIFO_EMPTY
00040
                  RAM_Op_Done
00041
                  RAM_Bus_Grant
                                              : in STD_LOGIC;
                  reply_header_length : in STD_LOGIC_VECTOR(7 downto 0);
num_samples : in STD_LOGIC_VECTOR(7 downto
00042
                                           : in STD_LOGIC_VECTOR(7 downto 0);
00043
                                                : in STD_LOGIC_VECTOR(7 downto 0);
00044
                  count
                                              : out STD_LOGIC_VECTOR(21 downto 0) --flags to enable
00045
                  async_flags
     functions
00046
00047 end MSG_GET_WAVEFORM_states;
00048
00049 architecture Behavioral of MSG_GET_WAVEFORM_states is
00050
00051
              --Control signals
00052
: std_logic_vector(7 downto 0) := IDLE; -- FSM current state

00054 signal next_state : std_logic_vector(7 downto 0) := IDLE; -- FSM next state
00055
00056 begin
00057 -----
00058
            -- synchronous part of state machine here
00059 data_in_latch: process(clk, rst_n)
00060 begin
00061 if rst_n = '0' then
00062
             curr_state <= (others => '0');
00063
       elsif rising_edge(clk) then
00064
         curr_state <= next_state;
      end if;
00065
00066 end process;
00067
00068
              -- async part of state machine to set function flags
00069 MSG_GET_WAVEFORM_state: process(rst_n, curr_state,
     reply_header_length, count)
00070 begin
       if rst_n = '0' then
00071
00072
             async_flags <= (others => '0');
00073
        else
00074
             async_flags <= (others => '0');
00075
             case curr_state is
00076
00077
                 when IDLE =>
                     async_flags(IDLE_FLAG) <= '1';
                                                          -- init
00078
00079
                 when VALIDATE_MSG =>
08000
00081
00082
00083 -- Message Reply
00084
```

```
-- Reply Header
00085
00086
                   when REPLY_HEADER_SET =>
                       async_flags(SET_REPLY_BYTE_FLAG) <= '1';</pre>
00087
00088
00089
                   when REPLY HEADER SEND =>
00090
                       if count = reply_header_length then
00091
                           async_flags(TX_WR_EN_FLAG) <= '1';</pre>
00092
                            async_flags(INC_COUNT_FLAG) <= '1';</pre>
00093
00094
                       end if:
00095
00096
          -- Reply - num_samples
                                                    -- wait for RAM_Bus_Grant
                   when NUM_SAMPLES_BR_WAIT =>
00097
                       async_flags(RAM_BUS_REQUEST_FLAG) <= '1';</pre>
00098
00099
                   when NUM SAMPLES 1 =>
00100
                                                                   -- Start read from RAM for num_samples
                      async_flags(RAM_BUS_BUSY_FLAG) <= '1';</pre>
00101
                       async_flags(START_MEM_OP_FLAG) <= '1';</pre>
00102
                       async_flags(NUM_SAMPLES_RD_FLAG) <= '1';
00103
                       async_flags(CLEAR_COUNT_FLAG) <= '1';</pre>
00104
00105
                   when NUM_SAMPLES_2 =>
00106
                                                                   -- wait for RAM Op to complete
                       async_flags(RAM_BUS_BUSY_FLAG) <= '1';</pre>
00107
                       async_flags(NUM_SAMPLES_CAPTURE_FLAG) <= '1';</pre>
00108
00109
00110
                   when NUM_SAMPLES_3 =>
                                                                   -- Set TX_FIFO_DIN to num_samples
                       async_flags(NUM_SAMPLES_WR_FLAG) <= '1';</pre>
00111
00112
00113
                   when NUM_SAMPLES_4 =>
                                                                   -- TX_WR_EN
00114
                       async_flags(TX_WR_EN_FLAG) <= '1';</pre>
00115
          -- Reply - Loop1 - Amplitude: Time Pairs
00116
00117
                   when LOOP1 =>
00118
00119
                   -- Read Amplitude from RAM and write to TX_FIFO
00120
                            when AMPLITUDE_BR_WAIT =>
00121
                                async_flags(RAM_BUS_REQUEST_FLAG) <= '1';</pre>
00122
00123
                            when AMPLITUDE_1 =>
                                                                   -- Start read from RAM for Amplitude
                                async_flags(RAM_BUS_BUSY_FLAG) <= '1';</pre>
00124
                                async_flags(START_MEM_OP_FLAG) <= '1';
00125
                                async_flags(AMPLITUDE_RD_FLAG) <= '1';</pre>
00126
00127
                            when AMPLITUDE_2 =>
00128
                                                                   -- wait for RAM Op to complete
00129
                                async_flags(RAM_BUS_BUSY_FLAG) <= '1';</pre>
00130
                                async_flags(AMPLITUDE_CAPTURE_FLAG) <= '1';</pre>
00132
                            when AMPLITUDE_3 =>
                                                                   -- Set TX_FIFO_DIN to Amplitude_H
00133
                                async_flags(AMPLITUDE_H_WR_FLAG) <= '1';</pre>
00134
00135
                            when AMPLITUDE_4 =>
                                                                   -- TX WR EN
                                async_flags(TX_WR_EN_FLAG) <= '1';</pre>
00136
00137
                            when AMPLITUDE_5 =>
00138
                                                                   -- Set TX_FIFO_DIN to Amplitude_L
00139
                                async_flags (AMPLITUDE_L_WR_FLAG) <= '1';</pre>
00140
                            when AMPLITUDE 6 =>
00141
                                                                     - TX WR EN
                                async_flags(TX_WR_EN_FLAG) <= '1';</pre>
00142
00143
                   -- Read Time from RAM and write to TX_FIFO
00144
                            when TIME_BR_WAIT =>
00145
                                async_flags(RAM_BUS_REQUEST_FLAG) <= '1';</pre>
00146
00147
00148
                            when TIME_1 =>
                                                                       -- Start read from RAM for Amplitude
                               async_flags(RAM_BUS_BUSY_FLAG) <= '1';</pre>
00149
                                async_flags(START_MEM_OP_FLAG) <= '1';
async_flags(TIME_RD_FLAG) <= '1';</pre>
00150
00151
00152
00153
                            when TIME 2 =>
                                                                        -- wait for RAM Op to complete
                               async_flags(RAM_BUS_BUSY_FLAG) <= '1';</pre>
00154
                                async_flags(TIME_CAPTURE_FLAG) <= '1';</pre>
00155
00156
00157
                            when TIME 3 \Rightarrow
                                                                        -- Set TX_FIFO_DIN to Amplitude_H
                               async_flags(TIME_H_WR_FLAG) <= '1';</pre>
00158
00159
00160
                            when TIME_4 =>
                                                                        -- TX_WR_EN
00161
                                async_flags(TX_WR_EN_FLAG) <= '1';</pre>
00162
00163
                            when TIME 5 =>
                                                                        -- Set TX_FIFO_DIN to Amplitude_L
```

```
00164
                               async_flags(TIME_L_WR_FLAG) <= '1';</pre>
00165
00166
                          when TIME_6 =>
                                                                     -- TX WR EN
                              async_flags(TX_WR_EN_FLAG) <= '1';
00167
00168
00169
                 when LOOP1_COMPLETE =>
                      async_flags(INC_COUNT_FLAG) <= '1';</pre>
00170
00171
00172
          -- Reply - Checksum
00173
                  when WRITE_CHECKSUM_1 =>
00174
                      async_flags(CHECKSUM_WR_FLAG) <= '1';</pre>
00175
00176
00177
                  when WRITE_CHECKSUM_2 =>
                     async_flags(TX_WR_EN_FLAG) <= '1';</pre>
00178
00179
00180
                  when FINISH =>
                     async_flags(DONE_FLAG) <= '1';</pre>
00181
                                                                -- done flag
                  when others =>
00182
00183
                      async_flags <= (others => '0');
00184
             end case:
00185
         end if;
00186 end process;
00187
00188
00189
00190
00191 -- MSG_GET_WAVEFORM state machine
00192
00193
00194 MSG_GET_WAVEFORM_asynch_state: process(rst_n,
      curr_state, count, MSG_Start, FIFO_EMPTY,
      reply_header_length, num_samples, RAM_Op_Done,
      RAM_Bus_Grant)
00195 begin
00196
       if rst_n = '0' then
00197
             next_state <= IDLE;</pre>
00198
00199
            case curr_state is
00200
             when IDLE =>
00201
                     if MSG_Start = '1' then
00202
                          next_state <= VALIDATE_MSG;</pre>
00203
00204
                          next_state <= IDLE;</pre>
00205
                      end if;
00206
00207
                  when VALIDATE_MSG =>
                      next_state <= REPLY_HEADER_SET;</pre>
00208
00209
00210
00211 -- Message Reply
00212
00213
       -- Reply Header
00214
                 when REPLY_HEADER_SET =>
00215
                      next_state <= REPLY_HEADER_SEND;</pre>
00216
                  when REPLY_HEADER_SEND =>
00217
                      if count = reply_header_length then
00218
00219
                          next_state <= NUM_SAMPLES_BR_WAIT;</pre>
00220
00221
                         next_state <= REPLY_HEADER_SET;</pre>
00222
                      end if;
00223
00224
          -- Reply - num_samples
                  when NUM_SAMPLES_BR_WAIT =>
00225
                                                   -- wait for RAM_Bus_Grant
                      if RAM_Bus_Grant = '1' then
00226
                          next_state <= NUM_SAMPLES_1;</pre>
00227
00228
00229
                          next_state <= NUM_SAMPLES_BR_WAIT;</pre>
00230
                      end if;
00231
00232
                  when NUM_SAMPLES_1 =>
                                                                -- Start read from RAM for num_samples
00233
                      next_state <= NUM_SAMPLES_2;</pre>
```

```
00234
00235
                  when NUM_SAMPLES_2 =>
                                                                 -- wait for RAM Op to complete
                      if RAM_Op_Done = '1' then
00236
00237
                          next_state <= NUM_SAMPLES_3;</pre>
00238
00239
                         next_state <= NUM_SAMPLES_2;</pre>
                      end if:
00240
00241
                  when NUM_SAMPLES_3 =>
                                                                 -- Set TX FIFO DIN to num samples
00242
                      next_state <= NUM_SAMPLES_4;</pre>
00243
00244
00245
                  when NUM SAMPLES 4 =>
                                                                 -- TX WR EN
                      next_state <= LOOP1;</pre>
00246
00247
          -- Reply - Loop1 - Amplitude: Time Pairs
00248
                  when LOOP1 =>
00249
                      if count = num_samples then
00250
                           next_state <= WRITE_CHECKSUM_1;</pre>
00251
00252
                       else
                          next_state <= AMPLITUDE_BR_WAIT;</pre>
00253
00254
                      end if:
00255
00256
                  -- Read Amplitude from RAM and write to TX_FIFO
00257
                           when AMPLITUDE_BR_WAIT =>
                                                              -- wait for RAM_Bus_Grant
                              if RAM_Bus_Grant = '1' then
00258
00259
                                    next_state <= AMPLITUDE_1;</pre>
00260
00261
                                   next_state <= AMPLITUDE_BR_WAIT;</pre>
00262
                               end if;
00263
00264
                           when AMPLITUDE_1 =>
                                                                 -- Start read from RAM for Amplitude
00265
                               next_state <= AMPLITUDE_2;</pre>
00266
00267
                           when AMPLITUDE_2 =>
                                                                  -- wait for RAM Op to complete
                               if RAM_Op_Done = '1' then
00268
00269
                                    next_state <= AMPLITUDE_3;</pre>
00270
00271
                                   next_state <= AMPLITUDE_2;</pre>
00272
                               end if;
00273
00274
                           when AMPLITUDE_3 =>
                                                                  -- Set TX_FIFO_DIN to Amplitude_H
00275
                               next_state <= AMPLITUDE_4;</pre>
00276
00277
                           when AMPLITUDE_4 =>
                                                                  -- TX_WR_EN
00278
                              next_state <= AMPLITUDE_5;</pre>
00279
00280
                           when AMPLITUDE_5 =>
                                                                  -- Set TX_FIFO_DIN to Amplitude_L
00281
                               next_state <= AMPLITUDE_6;</pre>
00282
00283
                           when AMPLITUDE_6 =>
                                                                  -- TX_WR_EN
00284
                               next_state <= TIME_BR_WAIT;</pre>
00285
00286
                   -- Read Time from RAM and write to TX_FIFO
00287
                           when TIME BR WAIT =>
                                                                      -- wait for RAM Bus Grant
00288
                               if RAM_Bus_Grant = '1' then
                                   next_state <= TIME_1;</pre>
00289
00290
                               else
                                   next_state <= TIME_BR_WAIT;</pre>
00291
00292
                               end if;
00293
                           when TIME 1 =>
00294
                                                                      -- Start read from RAM for Time
                               next_state <= TIME_2;</pre>
00295
00296
                           when TIME_2 =>
00297
                                                                      -- wait for RAM Op to complete
                              if RAM_Op_Done = '1' then
00298
                                   next_state <= TIME_3;</pre>
00299
00300
                               else
00301
                                   next state <= TIME 2;
                               end if:
00302
00303
                           when TIME 3 =>
                                                                      -- Set TX_FIFO_DIN to Amplitude_H
00304
00305
                               next_state <= TIME_4;</pre>
00306
00307
                           when TIME_4 =>
                                                                      -- TX_WR_EN
                               next_state <= TIME_5;</pre>
00308
00309
00310
                           when TIME_5 =>
                                                                      -- Set TX_FIFO_DIN to Amplitude_L
00311
                             next_state <= TIME_6;</pre>
00312
```

```
00313
                           when TIME 6 =>
                                                                      -- TX WR EN
00314
                               next_state <= LOOP1_COMPLETE;</pre>
00315
00316
                  when LOOP1_COMPLETE =>
00317
                      next_state <= LOOP1;</pre>
00318
00319
          -- Reply - Checksum
00320
                  when WRITE_CHECKSUM_1 =>
00321
                      next_state <= WRITE_CHECKSUM_2;</pre>
00322
00323
00324
                  when WRITE CHECKSUM 2 =>
00325
                     next_state <= FINISH;</pre>
00326
00327
                  when FINISH =>
00328
00329
                         next_state <= IDLE;</pre>
00330
                 when OTHERS =>
00331
00332
                      next_state <= IDLE;</pre>
00333
             end case:
       end if;
00334
00335 end process;
00336
00337
00338 end Behavioral;
00339
00340
```

MSG_GET_WAVEFORM_pkg.vhd

```
00002 -- Company: WMU - Thesis
00003 -- Engineer:
                    KDB
00004 --
00005 -- Create Date:
00006 -- Design Name:
00007 -- Module Name:
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 --
00014 --
00015 --
00016 -- Dependencies:
00017 --
00018 -- Revision:
00019 -- Revision 0.01 - File Created
00020 -- Additional Comments:
00021 --
00022 -----
00023 library IEEE;
00024 use IEEE.STD_LOGIC_1164.ALL;
00025 use IEEE.numeric_std.all;
00026 --use IEEE.STD_LOGIC_ARITH.ALL;
00027 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00028
00029 package MSG_GET_WAVEFORM_pkg is
00030
00031
00032 constant IDLE
                                                          : STD_LOGIC_VECTOR(7 downto 0) := x"00";
00033
00034 constant VALIDATE_MSG
                                                     : STD_LOGIC_VECTOR(7 downto 0) := x"10";
00035
00036 constant REPLY_HEADER_SET
                                                      : STD_LOGIC_VECTOR(7 downto 0) := x"20";
00037 constant REPLY_HEADER_SEND
                                                    : STD_LOGIC_VECTOR(7 downto 0) := x"21";
00038
00039 constant NUM_SAMPLES_BR_WAIT
                                                  : STD_LOGIC_VECTOR(7 downto 0) := x"34";
00040 constant NUM_SAMPLES_1
                                                    : STD_LOGIC_VECTOR(7 downto 0) := x"30";
00041 constant NUM_SAMPLES_2
                                                     : STD_LOGIC_VECTOR(7 downto 0) := x"31";
00042 constant NUM_SAMPLES_3
                                                    : STD_LOGIC_VECTOR(7 downto 0) := x"32";
                                                    : STD_LOGIC_VECTOR(7 downto 0) := x"33";
00043 constant NUM_SAMPLES_4
00044
```

```
: STD LOGIC VECTOR(7 downto 0) := x"40";
00045 constant LOOP1
00046
00047 constant AMPLITUDE_BR_WAIT
                                                     : STD_LOGIC_VECTOR(7 downto 0) := x"56";
00048 constant AMPLITUDE_1
                                                       : STD_LOGIC_VECTOR(7 downto 0) := x"50";
00049 constant AMPLITUDE_2
                                                        : STD_LOGIC_VECTOR(7 downto 0) := x"51";
00050 constant AMPLITUDE 3
                                                       : STD_LOGIC_VECTOR(7 downto 0) := x"52";
                                                       : STD_LOGIC_VECTOR(7 downto 0) := x"53";
: STD_LOGIC_VECTOR(7 downto 0) := x"54";
00051 constant AMPLITUDE_4
00052 constant AMPLITUDE 5
00053 constant AMPLITUDE_6
                                                       : STD_LOGIC_VECTOR(7 downto 0) := x"55";
00054
00055 constant TIME BR WAIT
                                                       : STD LOGIC VECTOR (7 downto 0) := x "66":
00056 constant TIME_1
                                                        : STD_LOGIC_VECTOR(7 downto 0) := x"60";
                                                         : STD_LOGIC_VECTOR(7 downto 0) := x"61";
00057 constant TIME 2
                                                        : STD_LOGIC_VECTOR(7 downto 0) := x"62";
00058 constant TIME 3
                                                        : STD_LOGIC_VECTOR(7 downto 0) := x"63";
00059 constant TIME_4
                                                        : STD_LOGIC_VECTOR(7 downto 0) := x"64";
00060 constant TIME 5
                                                        : STD_LOGIC_VECTOR(7 downto 0) := x"65";
00061 constant TIME_6
00062
00063 constant LOOP1 COMPLETE
                                                        : STD_LOGIC_VECTOR(7 downto 0) := x"70";
00064
00065 constant WRITE CHECKSUM 1
                                                      : STD_LOGIC_VECTOR(7 downto 0) := x"80";
00066 constant WRITE_CHECKSUM_2
                                                       : STD_LOGIC_VECTOR(7 downto 0) := x"81";
00067
00068 constant FINISH
                                                         : STD LOGIC VECTOR (7 downto 0) := x"FF";
00069
00070
00071
00072 constant IDLE_FLAG
                                                     : integer := 0;
00073
00074 constant INC_COUNT_FLAG
                                                        : integer := 1;
00075 constant CLEAR_COUNT_FLAG
                                                     : integer := 2;
00076 constant RX_RD_EN_FLAG
                                                     : integer := 3;
00077 constant TX_WR_EN_FLAG
                                                     : integer := 4;
00078 constant START_MEM_OP_FLAG
                                                     : integer := 5;
00079
00080 constant NUM_SAMPLES_RD_FLAG
00081 constant NUM_SAMPLES_WR_FLAG
                                                  : integer := 7;
                                                 : integer := 8;
00082 constant NUM_SAMPLES_CAPTURE_FLAG
00083
00084 constant AMPLITUDE_H_WR_FLAG
                                                   : integer := 9;
00085 constant AMPLITUDE_L_WR_FLAG
                                                  : integer := 10;
00086 constant AMPLITUDE_RD_FLAG
                                                     : integer := 11;
00087 constant AMPLITUDE_CAPTURE_FLAG
                                                   : integer := 12;
00088
00089 constant TIME_H_WR_FLAG
                                                        : integer := 13;
00090 constant TIME_L_WR_FLAG
                                                        : integer := 14;
00091 constant TIME_RD_FLAG
                                                     : integer := 15;
                                                    : integer := 16;
00092 constant TIME_CAPTURE_FLAG
00093
00094 constant CHECKSUM_WR_FLAG
                                                      : integer := 17;
00096 constant SET_REPLY_BYTE_FLAG
                                                  : integer := 18;
00097
00098 constant RAM_BUS_REQUEST_FLAG
                                                      : integer := 19;
00099 constant RAM_BUS_BUSY_FLAG
                                                    : integer := 20;
00100
00101 constant DONE FLAG
                                                     : integer := 21:
00102
00103
00104
00105 end MSG_GET_WAVEFORM_pkg;
00106
00107 package body MSG_GET_WAVEFORM_pkg is
00108
00109 end MSG_GET_WAVEFORM_pkg;
00110
00111
```

MSG SET STIM.vhd

```
00001 -----
00002 -- Company:
00003 -- Engineer:
00004 --
00005 -- Create Date: 19:44:35 01/27/2012
```

```
00006 -- Design Name:
00007 -- Module Name:
                        ADC_Module - Behavioral
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 -- Dependencies:
00014 --
00015 -- Revision:
00016 -- Revision 0.01 - File Created
00017 -- Additional Comments:
00018 --
00019 -----
00020 library IEEE;
00021 use IEEE.STD_LOGIC_1164.ALL;
00022 use IEEE.STD_LOGIC_ARITH.ALL;
00023 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00024
00025 ---- Uncomment the following library declaration if instantiating
00026 --- any Xilinx primitives in this code.
00027 --library UNISIM;
00028 --use UNISIM.VComponents.all;
00029
00030 use work.MSG_SET_STIM_pkg.all;
00031
00032 entity MSG_SET_STIM is
00033
      Port ( clk
                                          : in STD LOGIC;
00034
               reset
                                           : in STD_LOGIC;
00035
                   MSG_Start
                                               : in STD_LOGIC;
00036
                   MSG_Complete
                                            : out STD_LOGIC;
00037
00038
                   -- Header Information
00039
                   MSG_Channel
                                             : in STD_LOGIC_VECTOR(7 downto 0);
00040
00041
                   -- Channel Configuration
00042
                  Stimulation
                                             : out STD_LOGIC_VECTOR(7 downto 0);
00043
                   -- RX_FIFO Signals
00044
00045
                   RX_FIFO_DOUT
                                            : in STD_LOGIC_VECTOR (7 downto 0);
                                           : out STD_LOGIC;
: in STD_LOGIC;
00046
                   RX_FIFO_RD_EN
00047
                   RX_FIFO_EMPTY
00048
                   -- TX FIFO Signals
00049
00050
                   TX_FIFO_DIN
                                             : out STD_LOGIC_VECTOR(7 downto 0);
00051
                   TX_FIFO_WR_EN
                                            : out STD_LOGIC
                    );
00053 end MSG_SET_STIM;
00054
00055 architecture Behavioral of MSG_SET_STIM is
00056
00057 signal Stimulation_reg
                                          : STD_LOGIC_VECTOR(7 downto 0); -- Current stim
     setting for each channel (currently only supports 1 at a time)
00058 signal Continuous_reg
                                       : STD_LOGIC_VECTOR(7 downto 0); -- Overwrites Stim reg,
      causing single pulse for those channels that
00059
                                                                                             -- are not set for
     continuous stim
00060
00061 signal async_flags
                                         : STD LOGIC VECTOR(15 downto 0);
00062 signal count
                                            : STD_LOGIC_VECTOR(7 downto 0);
00063
                                         : STD_LOGIC_VECTOR(7 downto 0);
00064 signal reply_length
00065 signal status
                                           : STD_LOGIC_VECTOR(7 downto 0) := x"45";
00066
00067 component MSG_SET_STIM_states
00068 Port ( clk
                                          : in STD_LOGIC;
                                            : in STD_LOGIC;
00069
00070
                 MSG Start
                                           : in STD_LOGIC;
00071
                 FIFO_EMPTY
                                               : in STD_LOGIC;
                                            : in STD_LOGIC_VECTOR(7 downto 0);
00072
                reply_length
                                               : in STD_LOGIC_VECTOR(7 downto 0);
00073
                 count
                                             : out STD_LOGIC_VECTOR(15 downto 0) --flags to enable
00074
                 async_flags
functions
                 );
00076 end component;
00077
00078 begin
00079
00080 MSG_Complete <= async_flags(DONE_FLAG);</pre>
```

```
00081
00083 ----- MSG_Reply Information -----
00084 -----
00085
00086 -- TX FIFO DIN
00087 process(clk, reset)
00088 begin
00089 if reset = '0' then
           TX_FIFO_DIN <= (others => '0');
00090
       elsif rising_edge(clk) then
00091
         if async_flags(SET_REPLY_BYTE_FLAG) = '1' then
00092
00093
               reply_length <= x"07";
00094
                case count is
                 when x"00" \Rightarrow TX_FIFO_DIN \ll x"5A";
                                                                                  -- Start Byte
00095
                    when x"01" \Rightarrow TX_{FIFO_DIN} \le x"87";
00096
                                                                                      -- Reply
    MSG_ID
                   when x"02" \Rightarrow TX_FIFO_DIN <= x"00";
00097
                                                                                      -- Reply
     Length_H
                   when x"03" \Rightarrow TX_FIFO_DIN \ll x"07";
00098
                                                                                      -- Reply
     Length_L
00099
                    when x"04" \Rightarrow TX_FIFO_DIN \Leftarrow MSG_Channel;
    MSG_Channel
                    when x"05" => TX_FIFO_DIN <= Stimulation_reg;
00100
    Send back current stim reg setting (only those with continuous will remain set)

when x"06" => TX_FIFO_DIN <= x"FF";

when others => TX_FIFO_DIN <= x"25";
00101
00102
00103
                end case;
00108 end process;
00109
00110
00111 -----
00112 ----- Stimulation_reg -----
00113 -----
00114 -- Continuous_reg
00115 process(clk, reset)
00116 begin
00117 if reset = '0' then
00118 Continuous 707
continuous_reg <= (other
00119 elsif rising_edge(clk) then
00120    if asymptotic</pre>
            Continuous_reg <= (others => '0');
        if async_flags(READ_MESSAGE_FLAG) = '1' and count = x"00" then
                                                                               -- Config
    Channel
00121 com
end if;
                Continuous_reg <= RX_FIFO_DOUT;
      end if;
00123
00124 end process;
00125
00126 -- Stimulation_reg
00127 process(clk, reset)
00128 begin
00129 if reset = '0' then
            Stimulation_reg <= (others => '0');
00130
      elsif rising_edge(clk) then
00131
    if async_flags(READ_MESSAGE_FLAG) = '1' and count = x"00" then -- Config
Channel
00132
00133
                Stimulation reg <= MSG Channel;
            elsif async_flags(SET_CONTINUOUS_FLAG) = '1' then -- Config Channel
00134
00135
               Stimulation_reg <= Continuous_reg;
        end if;
00136
        end if:
00137
00138 end process;
00139
00140 Stimulation <= Stimulation_reg;
00141
00142
00143 -----
00144 ----- RX FIFO -----
00145 -----
00146 -- RX_FIFO_RD_EN
00147 process(clk, reset)
00148 begin
00149 if reset = '0' then
00150
            RX_FIFO_RD_EN <= '0';
      elsif rising_edge(clk) then
   if async_flags(RX_RD_EN_FLAG) = '1' then
00151
00152
```

```
00153

00154

00155 RA_

00156 end if;

end if;

roccess;
              RX_FIFO_RD_EN <= '1';
             RX_FIFO_RD_EN <= '0';
00160 --
00161 ------ TX_FIFO ------
00162 -----
00163 -- TX_FIFO_WR_EN
00164 process(clk, reset)
00165 begin
00166 if reset = '0' then
           TX_FIFO_WR_EN <= '0';
00167
      elsif rising_edge(clk) then
00168
      if async_flags(TX_WR_EN_FLAG) = '1' then
00169
00170
               TX_FIFO_WR_EN <= '1';
00171
          else
        end if;
              TX_FIFO_WR_EN <= '0';
00172
00173
      end if;
00174
00175 end process;
00176
00177 -----
00178 ----- MSG_SINGLE_STIM_states -----
00179 -----
00180 states : MSG_SET_STIM_states
00181 port map(
       clk
00182
00183
        rst_n
                                  => reset,
00184
        MSG_Start
                                  => MSG_Start,
00185
        FIFO_EMPTY
                                    => RX_FIFO_EMPTY,
00186
        reply_length
                                  => reply_length,
00187
        count
                                  => async_flags
00188
        async_flags
00189
00190
00192 ----- Counter ------
00194
00195 -- count
00196 process(clk, reset)
00197 begin
00198 if reset = '0' then
           count <= (others => '0');
      elsif rising_edge(clk) then
00200
       if async_flags(INC_COUNT_FLAG) = '1' then
00201
00202
               count <= count + 1;
           elsif async_flags(IDLE_FLAG) = '1' then
00203
00204
               count <= x"00";
           elsif async_flags(CLEAR_COUNT_FLAG) = '1' then
00205
00206
              count <= x"00";
00207
           end if;
        end if;
00208
00209 end process;
00210
00211
00212 end Behavioral;
00213
```

MSG_SET_STIM_main_states.vhd

```
00012 --
00013 --
00014 --
00015 -- Dependencies:
00016 --
00017 -- Revision:
00018 --
00019 -- Additional Comments:
00020 --
00021 -----
00022 library IEEE;
00023 use IEEE.STD_LOGIC_1164.ALL;
00024 use IEEE.numeric_std.all;
00025 --use IEEE.STD_LOGIC_ARITH.ALL; 00026 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00027
00028 use work.MSG_SET_STIM_pkg.all;
00029
00030 ---- Uncomment the following library declaration if instantiating
00031 ---- any Xilinx primitives in this code.
00032 library UNISIM;
00033 use UNISIM.VComponents.all;
00034
00035 entity MSG_SET_STIM_states is
00036 Port ( clk
                                             : in STD_LOGIC;
                                              : in STD_LOGIC;
: in STD_LOGIC;
00037
00038
                   MSG_Start
00039
                  FIFO EMPTY
                                                   : in STD_LOGIC;
00040
                  reply_length
                                               : in STD_LOGIC_VECTOR(7 downto 0);
                                                : in STD_LOGIC_VECTOR(7 downto 0);
: out STD_LOGIC_VECTOR(15 downto 0) --flags to enable
00041
                   count
00042
                   async_flags
     functions
00043
00044 end MSG_SET_STIM_states;
00046 architecture Behavioral of MSG_SET_STIM_states is
00047
00048
              --Control signals
00049
00050 signal curr_state : std_logic_vector(7 downto 0) := IDLE; -- FSM current state 00051 signal next_state : std_logic_vector(7 downto 0) := IDLE; -- FSM next state
00052
00053 begin
             -- synchronous part of state machine here
00056 data_in_latch: process(clk, rst_n)
00057 begin
00058 if rst_n = '0' then
00059
             curr_state <= (others => '0');
00060 elsif rising_edge(clk) then
00061
         curr_state <= next_state;
00062
       end if;
00063 end process;
00064
             -- async part of state machine to set function flags
00065
00066 MSG_SET_STIM_state: process(rst_n, curr_state,
     reply_length, count)
00067 begin
00068
       if rst n = '0' then
              async_flags <= (others => '0');
00069
00070
         else
00071
              async_flags <= (others => '0');
00072
              case curr_state is
00073
00074
                  when IDLE =>
                     async_flags(IDLE_FLAG) <= '1';
00075
                                                               -- init
00076
00077 -- Message Request Payload and Checksum
00078
                  when READ_MESSAGE =>
00079
                      async_flags(READ_MESSAGE_FLAG) <= '1';</pre>
08000
00081
                  when INC_RX_FIFO =>
00082
                      async_flags(INC_COUNT_FLAG) <= '1';
                           async_flags(RX_RD_EN_FLAG) <= '1';
00083
                           --async_flags(TX_WR_EN_FLAG) <= '1'; -- uncomment to enable TX loopback of incoming
00084
     messages (except for start byte)
00085
                          if count = 0 then
00086
                               async_flags(SET_CONTINUOUS_FLAG) <= '1';</pre>
00087
                           end if:
```

```
00088
00089
                  when VALIDATE_MSG =>
00090
                      async_flags(CLEAR_COUNT_FLAG) <= '1';</pre>
00091
00092
00093 -- Message Reply
                 when SET_REPLY_BYTE =>
00094
                     async_flags(SET_REPLY_BYTE_FLAG) <= '1';
00095
00096
00097
                  when SEND_REPLY_BYTE =>
00098
00099
                      if(count = reply_length) then
00100
                      else
                          async_flags(TX_WR_EN_FLAG) <= '1';</pre>
00101
                          async_flags(INC_COUNT_FLAG) <= '1';
00102
00103
                      end if:
00104
00105
                 when FINISH =>
00106
                      async_flags(DONE_FLAG) <= '1';</pre>
00107
                                                                 -- done flag
00108
                  when others =>
00109
                      async_flags <= (others => '0');
00110 end
00111 end if;
            end case;
00112 end process;
00113
00114
00115
00116
00117 -- MSG_SET_STIM state machine
00118
00119
00120 MSG_SET_STIM_asynch_state: process(rst_n,
      curr_state, count, MSG_Start, FIFO_EMPTY,
      reply_length)
00121 begin
00122 if rst_n = '0' then
00123
             next_state <= IDLE;</pre>
00124
00125
             case curr_state is
00126
              when IDLE =>
00127
                      if MSG_Start = '1' then
00128
                          next_state <= DELAY_STATE;</pre>
                      else
00129
00130
                          next_state <= IDLE;</pre>
                      end if;
00131
00132
00133
                  when DELAY_STATE =>
00134
                     if count = 2 then
00135
                          next_state <= VALIDATE_MSG;</pre>
00136
00137
                          next_state <= WAIT_FOR_NEXT_BYTE;</pre>
00138
                      end if:
00139
                  when WAIT_FOR_NEXT_BYTE =>
00140
                     if FIFO_EMPTY = '0' then
00141
                          next_state <= READ_MESSAGE;</pre>
00142
                      else
00143
00144
                          next_state <= WAIT_FOR_NEXT_BYTE;</pre>
00145
                      end if:
00146
                  when READ_MESSAGE =>
00147
00148
                      next_state <= INC_RX_FIFO;</pre>
00149
                  when INC_RX_FIFO =>
00150
00151
                     next_state <= DELAY_STATE;</pre>
00152
00153
                  when VALIDATE_MSG =>
00154
                      next_state <= SET_REPLY_BYTE;</pre>
00155
00156
00157 -- Message Reply
00158
```

```
when SET_REPLY_BYTE =>
00159
00160
                      next_state <= SEND_REPLY_BYTE;</pre>
00161
00162
                  when SEND_REPLY_BYTE =>
00163
                     if count = reply_length then
00164
                          next_state <= FINISH;</pre>
00165
                      else
00166
                         next state <= SET REPLY BYTE:
00167
                      end if;
00168
00169
                  when FINISH =>
                          next_state <= IDLE;</pre>
00170
00171
                  when OTHERS =>
00172
                     next_state <= IDLE;</pre>
00173
00174
             end case;
00175
       end if;
00176 end process;
00177
00178
00179 end Behavioral;
00180
00181
```

MSG_SET_STIM_pkg.vhd

```
00002 -- Company:
                  WMU - Thesis
KDB
00003 -- Engineer:
00004 --
00005 -- Create Date:
00006 -- Design Name:
00007 -- Module Name:
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 --
00014 --
00015 --
00016 -- Dependencies:
00017 --
00018 -- Revision:
00019 -- Revision 0.01 - File Created
00020 -- Additional Comments:
00021 --
00022 -----
00023 library IEEE;
00024 use IEEE.STD_LOGIC_1164.ALL;
00025 use IEEE.numeric_std.all;
00026 --use IEEE.STD_LOGIC_ARITH.ALL;
00027 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00028
00029 package MSG_SET_STIM_pkg is
00030
00031
00032 constant IDLE
                                                          : STD_LOGIC_VECTOR(7 downto 0) := x"00";
00033
00034 constant DELAY_STATE
                                                       : STD_LOGIC_VECTOR(7 downto 0) := x"01";
00035 constant WAIT_FOR_NEXT_BYTE
                                                    : STD_LOGIC_VECTOR(7 downto 0) := x"02";
00036 constant READ_MESSAGE
                                                    : STD_LOGIC_VECTOR(7 downto 0) := x"03";
00037 constant INC_RX_FIFO
                                                       : STD_LOGIC_VECTOR(7 downto 0) := x"04";
00038 constant VALIDATE_MSG
                                                     : STD_LOGIC_VECTOR(7 downto 0) := x"05";
00039
00040 constant SET_REPLY_BYTE
                                                    : STD_LOGIC_VECTOR(7 downto 0) := x"10";
00041 constant SEND_REPLY_BYTE
                                                      : STD_LOGIC_VECTOR(7 downto 0) := x"11";
00042
00043
00044 constant FINISH
                                                       : STD_LOGIC_VECTOR(7 downto 0) := x"FF";
00045
00046
00047
00048 constant IDLE_FLAG
                                                     : integer := 0;
00049
```

```
00050 constant INC COUNT FLAG
                                                        : integer := 1;
00051 constant CLEAR_COUNT_FLAG
                                                    : integer := 2;
00052
00053 constant RX_RD_EN_FLAG
                                                    : integer := 3;
00054 constant READ_MESSAGE_FLAG
                                                    : integer := 4;
00055
00056 constant SET_REPLY_BYTE_FLAG
                                                 : integer := 5;
00057 constant TX_WR_EN_FLAG
                                                    : integer := 6;
00058
00059 constant SET CONTINUOUS FLAG
                                                 : integer := 7;
00060
00061
00062
00063 constant DONE_FLAG
                                                    : integer := 15;
00064
00065
00066
00067 end MSG_SET_STIM_pkg;
00068
00069 package body MSG_SET_STIM_pkg is
00070
00071 end MSG_SET_STIM_pkg;
00072
00073
```

MSG SET WAVEFORM.vhd

```
00002 -- Company:
00003 -- Engineer:
00005 -- Create Date:
                        19:44:35 01/27/2012
00006 -- Design Name:
00007 -- Module Name:
                        ADC_Module - Behavioral
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 -- Dependencies:
00014 --
00015 -- Revision:
00016 -- Revision 0.01 - File Created
00017 -- Additional Comments:
00018 --
00019 -----
00020 library IEEE;
00021 use IEEE.STD_LOGIC_1164.ALL;
00022 use IEEE.STD_LOGIC_ARITH.ALL;
00023 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00024
00025 ---- Uncomment the following library declaration if instantiating
00026 ---- any Xilinx primitives in this code.
00027 --library UNISIM;
00028 --use UNISIM.VComponents.all;
00029
00030 use work.MSG_SET_WAVEFORM_pkg.all;
00031
00032 entity MSG_SET_WAVEFORM is
00033
      Port ( clk
                                          : in STD_LOGIC;
                                            : in STD_LOGIC;
00034
                reset
00035
                   MSG Start
                                               : in STD_LOGIC;
00036
                   MSG_Complete
                                             : out STD_LOGIC;
00037
00038
                   -- Header Information
00039
                  MSG_Channel
                                             : in STD_LOGIC_VECTOR(7 downto 0);
00040
00041
                   -- RX_FIFO Signals
                   RX_FIFO_DOUT
00042
                                             : in STD_LOGIC_VECTOR (7 downto 0);
                   RX_FIFO_RD_EN
00043
                                           : out STD_LOGIC;
00044
                   RX_FIFO_EMPTY
                                            : in STD_LOGIC;
00045
00046
                   -- TX FIFO Signals
00047
                   TX_FIFO_DIN
                                              : out STD_LOGIC_VECTOR(7 downto 0);
00048
                   TX_FIFO_WR_EN
                                            : out STD_LOGIC;
```

```
00049
00050
                   -- RAM_Module Control
                   RAM_Start_Op
                                           : out STD_LOGIC;
00051
                                           : in STD_LOGIC;
: out STD_LOGIC;
00052
                   RAM_Op_Done
00053
                   RAM WE
                                          : out STD_LOGIC_VECTOR(22 downto 0);
: in STD_LOGIC_VECTOR(15 downto 0);
00054
                   RAM ADDR
00055
                   RAM DOUT
00056
                   RAM DIN
                                             : out STD_LOGIC_VECTOR(15 downto 0);
00057
                   -- RAM_Arbiter
00058
                   RAM_Bus_Request
                                           : out STD_LOGIC;
: out STD_LOGIC;
00059
                                         : out STD_LOGIC
00060
                   RAM_Bus_Busy
00061
                   RAM_Bus_Grant
00062
                   );
00063 end MSG_SET_WAVEFORM;
00064
00065 architecture Behavioral of MSG_SET_WAVEFORM is
00066
00067
00068
00069 signal async_flags
                                         : STD LOGIC VECTOR(17 downto 0);
00070 signal count
                                            : STD_LOGIC_VECTOR(7 downto 0);
00071
00072 signal reply_length
                                        : STD_LOGIC_VECTOR(7 downto 0);
00073 signal status
                                          : STD_LOGIC_VECTOR(7 downto 0) := x"45";
00074
00075 ----- MSG_ID 0x05 - SET_WAVEFORM signals -----
00076 signal num_samples : STD_LOGIC_VECTOR(7 downto 0);
00077 signal amplitude_reg
                                           : STD_LOGIC_VECTOR(15 downto 0);
                                        : STD_LOGIC_VECTOR(15 downto 0);
00078 signal time_reg
                                       : STD_LOGIC_VECTOR(22 downto 0);
00079 signal RAM_ADDR_reg
08000
00081
00082 component MSG_SET_WAVEFORM_states
00083 Port ( clk
                                         : in STD_LOGIC;
00084
                                           : in STD_LOGIC;
00085
                MSG_Start
                                           : in STD_LOGIC;
                                           : in STD_LOGIC;
: in STD_LOGIC;
00086
                 FIFO_EMPTY
                RAM_Op_Done
00087
                                      : In SID_LOGIC;

: in STD_LOGIC;

: in STD_LOGIC_VECTOR(7 downto 0);

: in STD_LOGIC_VECTOR(7 downto 0);
88000
                 RAM_Bus_Grant
00089
                reply_length
00090
                num_samples
                                               : in STD_LOGIC_VECTOR(7 downto 0);
                count
                                             : out STD_LOGIC_VECTOR(17 downto 0) --flags to enable
                 async_flags
00092
    functions
00093
                 );
00094 end component;
00095
00096 begin
00097
00098 MSG_Complete <= async_flags(DONE_FLAG);</pre>
00100 ---
00101 ----- MSG Payload -----
00102 -----
00103 -- num_samples
00104 process(clk, reset)
00105 begin
00106 if reset = '0' then
00107
            num_samples <= (others => '0');
      elsif rising_edge(clk) then
00108
      if async_flag (NUM_SAMPLES_RD_FLAG) = '1' then
00109
             num_samples <= RX_FIFO_DOUT;</pre>
00110
            end if;
00111
      end if;
00112
00113 end process;
00114
00115 -- amplitude_reg
00116 process(clk, reset)
00117 begin
       if reset = '0' then
00118
          amplitude_reg <= (others => '0');
00119
00120
        elsif rising_edge(clk) then
        if async_flags(AMPLITUDE_H_RD_FLAG) = '1' then
00121
             amplitude_reg(15 downto 8) <= RX_FIFO_DOUT;</pre>
00122
00123
            elsif async_flags(AMPLITUDE_L_RD_FLAG) = '1' then
00124
         amplitude_reg(7 downto 0) <= RX_FIFO_DOUT;
end if;</pre>
00125
       end if;
00126
```

```
00127 end process;
00128
00129 -- time req
00130 process(clk, reset)
00131 begin
      if reset = '0' then
00132
            time_reg <= (others => '0');
00133
00134
      elsif rising_edge(clk) then
        if async_flags(TIME_H_RD_FLAG) = '1' then
00135
               time_reg(15 downto 8) <= RX_FIFO_DOUT;
00136
            elsif async_flags(TIME_L_RD_FLAG) = '1' then
00137
00138
              time_reg(7 downto 0) <= RX_FIFO_DOUT;</pre>
          end if;
00139
        end if;
00140
00141 end process;
00142
00143 -----
00144 ----- MSG_Reply Information -----
00145 -----
00146
00147 -- TX FIFO DIN
00148 process(clk, reset)
00149 begin
00150 if reset = '0' then
         TX_FIFO_DIN <= (others => '0');
00151
00152
            reply_length <= x"00";
00153
      elsif rising_edge(clk) then
00154
           if async_flags(SET_REPLY_BYTE_FLAG) = '1' then -- MSG_ID x"01" - CONFIG_CHAN
00155
               reply_length <= x"07";
00156
                case count is
                   when x"00" \Rightarrow TX_{FIFO_DIN} \ll x"5A";
00157
                                                                                  -- Start Byte
                    when x"01" => TX_FIFO_DIN <= x"85";
00158
                                                                                      -- Reply
    MSG_ID
00159
                    when x"02" \Rightarrow TX_FIFO_DIN \ll x"00";
                                                                                      -- Reply
     Length H
                                                                                      -- Reply
00160
                    when x"03" \Rightarrow TX_FIFO_DIN \ll x"07";
     Length_L
00161
                    when x"04" \Rightarrow TX_FIFO_DIN <= status;
     status
00162
                    when x"05" \Rightarrow TX_FIFO_DIN \le status;
                    when x"06" \Rightarrow TX_FIFO_DIN <= x"FF";
00163
00164
                    when others => TX_FIFO_DIN <= x"25";
00165
                end case;
            elsif async_flags(NUM_SAMPLES_RD_FLAG) = '1' then
00166
00167
               TX_FIFO_DIN <= RX_FIFO_DOUT;
00168
            elsif async_flags(AMPLITUDE_H_RD_FLAG) = '1' then
00169
                TX_FIFO_DIN <= RX_FIFO_DOUT;
00170
            elsif async_flags(AMPLITUDE_L_RD_FLAG) = '1' then
00171
                TX_FIFO_DIN <= RX_FIFO_DOUT;
00172
            elsif async_flags(TIME_H_RD_FLAG) = '1' then
00173
               TX_FIFO_DIN <= RX_FIFO_DOUT;
00174
            elsif async_flags(TIME_L_RD_FLAG) = '1' then
00175
             TX_FIFO_DIN <= RX_FIFO_DOUT;
            end if;
00176
00177
       end if;
00178 end process;
00179
00180 -----
00181 ----- RAM -----
00182 -----
00183 RAM_WE <= '0'; -- always in set to write
00184 RAM_ADDR <= RAM_ADDR_reg;
00185
00186 -- RAM_Start_Op
00187 process(clk, reset)
00188 begin
00189 if reset = '0' then
00190
            RAM_Start_Op <= '0';</pre>
       elsif rising_edge(clk) then
00191
        if async_flags(START_MEM_OP_FLAG) = '1' then
    RAM_Start_Op <= '1';</pre>
00192
00193
00194
            else
00195
               RAM_Start_Op <= '0';</pre>
           end if;
00196
00197
       end if;
00198 end process;
00199
00200 -- RAM_DIN
00201 process(clk, reset)
```

```
00202 begin
      if reset = '0' then
00203
00204
            RAM_DIN <= (others => '0');
00205
        elsif rising_edge(clk) then
         if async_flags(NUM_SAMPLES_WR_FLAG) = '1' then
00206
00207
               RAM_DIN <= x"00" & num_samples;
             elsif async_flags(AMPLITUDE_WR_FLAG) = '1' then
00208
00209
               RAM DIN <= amplitude reg:
             elsif async_flags(TIME_WR_FLAG) = '1' then
00210
00211
              RAM DIN <= time reg;
            end if;
00212
00213
         end if:
00214 end process;
00215
00216 -- RAM ADDR reg
00217 process(clk, reset)
00218 begin
        if reset = '0' then
00219
            RAM_ADDR_reg <= (others => '0');
00220
        elsif rising_edge(clk) then
00221
            if async_flags(NUM_SAMPLES_WR_FLAG) = '1' then
00222
00223
                 RAM_ADDR_reg(22 downto 16) <= (others => '0');
00224
                 case MSG_Channel is
                    when x"01" =>
00225
                                             RAM\_ADDR\_reg(15 downto 0) \le x"00000";
                     when x"02" =>
00226
                                             RAM\_ADDR\_reg(15 downto 0) \le x"1000";
                     when x"03" =>
00227
                                             RAM_ADDR_reg(15 downto 0) <= x"2000";</pre>
                     when x"04" =>
                                           RAM_ADDR_reg(15 downto 0) <= x"3000";
RAM_ADDR_reg(15 downto 0) <= x"4000";
00228
                                      RAM_ADDR_reg(15 downto 0) <= x"4uuu,

RAM_ADDR_reg(15 downto 0) <= x"5000";

RAM_ADDR_reg(15 downto 0) <= x"6000";

RAM_ADDR_reg(15 downto 0) <= x"7000";

RAM_ADDR_reg(15 downto 0) <= x"8000";
                     when x"05" =>
00229
00230
                     when x"06" =>
                     when x"07" =>
00231
                     when x"08" =>
00232
00233
                     when others =>
00234
                end case;
00235
            elsif async_flags(AMPLITUDE_WR_FLAG) = '1' then
             RAM_ADDR_reg <= RAM_ADDR_reg + 1;
elsif async_flags(TIME_WR_FLAG) = '1' then</pre>
00236
00237
00238
              RAM_ADDR_reg <= RAM_ADDR_reg + 1;</pre>
00239
00240 end if;
00241 end process;
00243
00245 ----- RX_FIFO ------
00247 -- RX_FIFO_RD_EN
00248 process(clk, reset)
00249 begin
00250 if reset = '0' then
            RX_FIFO_RD_EN <= '0';</pre>
00251
       elsif rising_edge(clk) then
00252
         if async_flags(RX_RD_EN_FLAG) = '1' then
00253
00254
               RX_FIFO_RD_EN <= '1';
00255
            else
00256
              RX_FIFO_RD_EN <= '0';
00257
             end if:
00258
         end if;
00259 end process;
00260
00261
00262 -----
00263 ----- TX FIFO -----
00264 -----
00265 -- TX_FIFO_WR_EN
00266 process(clk, reset)
00267 begin
00268 if reset = '0' then
            TX_FIFO_WR_EN <= '0';
00269
       elsif rising_edge(clk) then
00270
        if async_flags(TX_WR_EN_FLAG) = '1' then
00271
                TX_FIFO_WR_EN <= '1';
00272
00273
            else
00274
               TX_FIFO_WR_EN <= '0';
            end if;
00275
00276
        end if;
00277 end process;
00278
00279 -----
00280 ------ RAM_Arbiter ------
```

```
00281 ----
00282
00283 -- RAM Bus Request
00284 process(clk, reset)
00285 begin
00286 if reset = '0' then
            RAM_Bus_Request <= '0';</pre>
00287
      elsif rising_edge(clk) then
00288
      if async_flags (RAM_BUS_REQUEST_FLAG) = '1' then
    RAM_Bus_Request <= '1';</pre>
00289
00290
00291
            else
              RAM_Bus_Request <= '0';</pre>
00292
        end if;
00293
      end if;
00294
00295 end process;
00296
00297 -- RAM_Bus_Busy
00298 process(clk, reset)
00299 begin
00300 if reset = '0' then
           RAM_Bus_Busy <= '0';
00301
      elsif rising_edge(clk) then
00302
       if async_flags(RAM_BUS_BUSY_FLAG) = '1' then
00303
00304
               RAM_Bus_Busy <= '1';</pre>
00305
              RAM_Bus_Busy <= '0';</pre>
00306
         end if;
00307
00308
        end if;
00309 end process;
00310
00311 -----
00312 ----- MSG_SET_WAVEFORM_states ------
00313 -----
00314 states : MSG_SET_WAVEFORM_states
00315 port map(
      clk
00316
                                      => reset,
00317
         rst_n
00318
        MSG_Start
                                      => MSG_Start,
       FIFO_EMPTY
                                       => RX_FIFO_EMPTY,
00319
00320
         RAM_Op_Done
                                        => RAM_Op_Done,
00321
        RAM_Bus_Grant
                                      => RAM_Bus_Grant,
00322
                                       => reply_length,
        reply_length
00323
                                       => num_samples,
        num_samples
00324
        count
                                          => count,
00325
        async_flags
                                       => async_flags
00326
        );
00327
00328 -----
00329 ----- Counter -----
00330 -----
00331
00332 -- count
00333 process(clk, reset)
00334 begin
00335 if reset = '0' then
00336
            count <= (others => '0');
      elsif rising_edge(clk) then
00337
      if async_flags(INC_COUNT_FLAG) = '1' then
    count <= count + 1;</pre>
00338
00339
          elsif async_flags(IDLE_FLAG) = '1' then
   count <= x"00";</pre>
00340
00341
            elsif async_flags(CLEAR_COUNT_FLAG) = '1' then
00342
              count <= x"00";
00343
          end if;
00344
00345
        end if;
00346 end process;
00347
00348
00349 end Behavioral;
00350
```

MSG_SET_WAVEFORM_main_states.vhd

```
00001 -----00002 -- Company:
```

```
00003 -- Engineer: KDB
00004 --
00005 -- Create Date:
00006 -- Design Name:
00007 -- Module Name:
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 --
00014 --
00015 -- Dependencies:
00016 --
00017 -- Revision:
00018 --
00019 -- Additional Comments:
00020 --
00021 -----
00022 library IEEE;
00023 use IEEE.STD_LOGIC_1164.ALL;
00024 use IEEE.numeric_std.all;
00025 --use IEEE.STD_LOGIC_ARITH.ALL;
00026 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00027
00028 use work.MSG_SET_WAVEFORM_pkg.all;
00029
00030 ---- Uncomment the following library declaration if instantiating
00031 ---- any Xilinx primitives in this code.
00032 library UNISIM;
00033 use UNISIM.VComponents.all;
00034
00035 entity MSG_SET_WAVEFORM_states is
                                      : in STD_LOGIC;
00036 Port ( clk
                                        : in STD_LOGIC;
: in STD_LOGIC;
00037
00038
                MSG_Start
                                          : in STD_LOGIC;
: in STD_LOGIC;
00039
                FIFO_EMPTY
00040
                RAM_Op_Done
00041
               RAM_Bus_Grant
                                        : in STD_LOGIC;
                                         : in STD_LOGIC_VECTOR(7 downto 0);
00042
                reply_length
                                          : in STD_LOGIC_VECTOR(7 downto 0);
00043
                num_samples
00044
                                             : in STD_LOGIC_VECTOR(7 downto 0);
                count
                                          : out STD_LOGIC_VECTOR(17 downto 0) --flags to enable
00045
                async_flags
    functions
               );
00047 end MSG_SET_WAVEFORM_states;
00049 architecture Behavioral of MSG_SET_WAVEFORM_states is
00050
00051
            --Control signals
00052
00055
00056 begin
00057 -----
           -- synchronous part of state machine here
00058
00059 data_in_latch: process(clk, rst_n)
00060 begin
00061 if rst_n = '0' then
00062
            curr state <= (others => '0');
00063 elsif rising_edge(clk) then
00064
       curr_state <= next_state;
      end if;
00065
00066 end process;
00067
            -- async part of state machine to set function flags
00068
00069 MSG_SET_WAVEFORM_state: process(rst_n, curr_state,
    reply_length, count)
00070 begin
00071
        if rst_n = '0' then
00072
            async_flags <= (others => '0');
00073
00074
            async_flags <= (others => '0');
00075
            case curr_state is
00076
00077
                when IDLE =>
00078
                  async_flags(IDLE_FLAG) <= '1';
                                                         -- init
00079
```

```
00080 -- Message Request Payload and Checksum
00081
00082
                   when NUM_SAMPLES_2 =>
                                                   -- read from RX FIFO
00083
                       async_flags(NUM_SAMPLES_RD_FLAG) <= '1';</pre>
00084
00085
                   when NUM SAMPLES BR WATT =>
                                                      -- wait for mem bus grant
                       async_flags(RAM_BUS_REQUEST_FLAG) <= '1';
00086
00087
                       n NUM_SAMPLES_3 => -- inc fifo and start mem op (set all inputs and trigger start op) async_flags(RAM_BUS_BUSY_FLAG) <= '1';
00088
                   when NUM_SAMPLES_3 =>
00089
                        async_flags(RX_RD_EN_FLAG) <= '1';</pre>
00090
                        async_flags(START_MEM_OP_FLAG) <= '1';</pre>
00091
                        async_flags(NUM_SAMPLES_WR_FLAG) <= '1';
--async_flags(TX_WR_EN_FLAG) <= '1'; --adding rs232 loopback for debug</pre>
00092
00093
00094
                   when NUM_SAMPLES_4 =>
                                                  -- Hold RAM_Bus_Busy
00095
                       async_flags(RAM_BUS_BUSY_FLAG) <= '1';</pre>
00096
00097
00098 -- Loop Amplitude: Time read from RX_FIFO and Write to RAM
00099
                   when LOOP1 =>
00100
00101
                   -- Read Amplitude and Write to RAM (amplitude is 16 bits, high and low bytes are read from RX
     FIFO and written to RAM)
00102
                                                                    -- read Amplitude high byte
00103
                            when AMPLITUDE_H_2 =>
00104
                                async_flags(AMPLITUDE_H_RD_FLAG) <= '1';</pre>
00105
00106
                            when AMPLITUDE H 3 =>
                                                                    -- inc fifo
                               async_flags(RX_RD_EN_FLAG) <= '1';</pre>
00107
00108
                                 --async_flags(TX_WR_EN_FLAG) <= '1'; --adding rs232 loopback for debug
00109
00110
                            when AMPLITUDE_L_2 =>
                                                                    -- read Amplitude low byte
00111
                                async_flags(AMPLITUDE_L_RD_FLAG) <= '1';</pre>
00112
00113
                            when AMPLITUDE_BR_WAIT =>
                                                                    -- wait for RAM_Bus_Grant
00114
                                 async_flags(RAM_BUS_REQUEST_FLAG) <= '1';</pre>
00115
00116
                            when AMPLITUDE L 3 =>
                                                                    -- inc fifo and start mem op (set all inputs and
      trigger start op)
00117
                                 async_flags(RAM_BUS_BUSY_FLAG) <= '1';</pre>
00118
                                async_flags(RX_RD_EN_FLAG) <= '1';</pre>
                                 async_flags(START_MEM_OP_FLAG) <= '1';</pre>
00119
                                async_flags(AMPLITUDE_WR_FLAG) <= '1';</pre>
00120
                                 --async_flags(TX_WR_EN_FLAG) <= '1'; --adding rs232 loopback for debug
00121
00122
00123
                            when AMPLITUDE_L_4 =>
                                                                    -- Hold RAM_Bus_Busy
                                async_flags(RAM_BUS_BUSY_FLAG) <= '1';</pre>
00124
00125
                    -- Read Time and Write to RAM (Time is 16 bits, high and low bytes are read from RX FIFO and
00126
      written to RAM)
00127
00128
                            when TIME_H_2 =>
                                                                         -- read Time high byte
                                async_flags(TIME_H_RD_FLAG) <= '1';</pre>
00129
00130
00131
                            when TIME_H_3 =>
                                                                         -- inc fifo
                                async_flags(RX_RD_EN_FLAG) <= '1';</pre>
00132
                                 --async_flags(TX_WR_EN_FLAG) <= '1'; --adding rs232 loopback for debug
00133
00134
00135
                            when TIME L 2 \Rightarrow
                                                                        -- read Time low byte
                                async_flags(TIME_L_RD_FLAG) <= '1';</pre>
00136
00137
00138
                            when TIME BR WAIT =>
                                                                         -- wait for RAM Bus Grant
                                async_flags(RAM_BUS_REQUEST_FLAG) <= '1';</pre>
00139
00140
00141
                            when TIME_L_3 =>
                                                                        -- inc fifo and start mem op (set all inputs
      and trigger start op)
00142
                                 async_flags(RAM_BUS_BUSY_FLAG) <= '1';</pre>
00143
                                 async_flags(RX_RD_EN_FLAG) <= '1';</pre>
                                 async_flags(START_MEM_OP_FLAG) <= '1';</pre>
00144
                                async_flags(TIME_WR_FLAG) <= '1';
--async_flags(TX_WR_EN_FLAG) <= '1'; --adding rs232 loopback for debug</pre>
00145
00146
00147
00148
                            when TIME_L_4 =>
                                                                         -- Hold RAM_Bus_Busy
                                async_flags(RAM_BUS_BUSY_FLAG) <= '1';</pre>
00149
00150
00151
                   when LOOP1_END =>
00152
                        async_flags(INC_COUNT_FLAG) <= '1';</pre>
00153
00154
                   when VALIDATE MSG =>
```

```
00155
                      async flags (CLEAR COUNT FLAG) <= '1';
00156
00157
00158 -- Message Reply
00159
                 when SET_REPLY_BYTE =>
                     async_flags(SET_REPLY_BYTE_FLAG) <= '1';</pre>
00160
00161
00162
00163
                 when SEND_REPLY_BYTE =>
                     if(count = reply_length) then
00164
00165
                      else
                       async_flags(TX_WR_EN_FLAG) <= '1';</pre>
00166
00167
                          async_flags(INC_COUNT_FLAG) <= '1';</pre>
00168
                     end if;
00169
                 when FINISH =>
00170
                     async_flags(DONE_FLAG) <= '1';
00171
                                                              -- done flag
00172
                  when others =>
                     async_flags <= (others => '0');
00173
00174
             end case;
       end if;
00175
00176 end process;
00177
00178
00179
00180
00181 -- MSG_SET_WAVEFORM state machine
00182
00183
00184 MSG_SET_WAVEFORM_asynch_state: process(rst_n,
     curr_state, count, MSG_Start, FIFO_EMPTY,
      reply_length, num_samples, RAM_Op_Done,
      RAM_Bus_Grant)
00185 begin
00186 if rst_n = '0' then
00187
             next_state <= IDLE;</pre>
00188
00189
             case curr_state is
00190
             when IDLE =>
00191
                     if MSG_Start = '1' then
00192
                         next_state <= NUM_SAMPLES_1;</pre>
00193
                     else
00194
                        next_state <= IDLE;</pre>
00195
                      end if;
00196
00197 -- Read Num Samples and Write to RAM
00198
                 when NUM_SAMPLES_1 =>
                                              -- wait for byte in RX_FIFO
                     if FIFO_EMPTY = '0' then
00199
00200
                         next_state <= NUM_SAMPLES_2;</pre>
00201
                     else
00202
                        next_state <= NUM_SAMPLES_1;</pre>
00203
                     end if:
00204
                                          -- read
                 when NUM_SAMPLES_2 =>
00205
                     next_state <= NUM_SAMPLES_BR_WAIT;</pre>
00206
00207
00208
                  when NUM_SAMPLES_BR_WAIT =>
                                                  -- wait for RAM_Bus_Grant
                    if RAM_Bus_Grant = '1' then
00209
                          next_state <= NUM_SAMPLES_3;</pre>
00210
                     else
00211
00212
                         next_state <= NUM_SAMPLES_BR_WAIT;</pre>
                     end if;
00213
00214
00215
                  when NUM SAMPLES 3 =>
                                                 -- inc fifo and request mem bus (set all inputs and trigger
     start op)
00216
                     next state <= NUM SAMPLES 4;</pre>
00217
00218
                  when NUM_SAMPLES_4 =>
                                                   -- wait for mem op to complete
                     if RAM_Op_Done = '1' then
00219
00220
                         next_state <= LOOP1;</pre>
00221
00222
                         next_state <= NUM_SAMPLES_4;</pre>
00223
                      end if:
00224
00225 -- Loop Amplitude: Time read from RX_FIFO and Write to RAM
```

```
00226
                   when LOOP1 =>
00227
                      if count = num_samples then
                           next_state <= VALIDATE_MSG;</pre>
00228
00229
                       else
00230
                          next_state <= AMPLITUDE_H_1;</pre>
00231
                       end if;
00232
                   -- Read Amplitude and Write to RAM (amplitude is 16 bits, high and low bytes are read from RX
00233
     FIFO and written to RAM)
00234
                           when AMPLITUDE H 1 =>
00235
                                                                   -- wait for amplitude high byte in RX FIFO
                               if FIFO_EMPTY = '0' then
00236
                                   next_state <= AMPLITUDE_H_2;</pre>
00237
00238
                                   next state <= AMPLITUDE H 1;</pre>
00239
                               end if;
00240
00241
                           when AMPLITUDE_H_2 =>
00242
                                                                  -- read Amplitude high byte
00243
                               next_state <= AMPLITUDE_H_3;</pre>
00244
00245
                           when AMPLITUDE_H_3 =>
                                                                  -- inc fifo
00246
                               next_state <= AMPLITUDE_H_4;</pre>
00247
00248
                           when AMPLITUDE H 4 =>
                                                                  -- delay state to allow FIFO_EMPTY to be set after
     inc_fifo
00249
                               next_state <= AMPLITUDE_H_5;</pre>
00250
                           when AMPLITUDE_H_5 \Rightarrow
                                                                  -- delay state to allow FIFO_EMPTY to be set after
     inc_fifo
00251
                               next_state <= AMPLITUDE_L_1;</pre>
00252
00253
                           when AMPLITUDE_L_1 =>
                                                                  -- wait for amplitude low byte in RX_FIFO
                               if FIFO_EMPTY = '0' then
00254
00255
                                    next_state <= AMPLITUDE_L_2;</pre>
00256
00257
                                   next_state <= AMPLITUDE_L_1;</pre>
00258
                               end if;
00259
00260
                           when AMPLITUDE_L_2 =>
                                                                  -- read Amplitude low byte
                               next_state <= AMPLITUDE_BR_WAIT;</pre>
00261
00262
00263
                           when AMPLITUDE_BR_WAIT =>
                                                                  -- wait for RAM_Bus_Grant
                               if RAM_Bus_Grant = '1' then
00264
                                    next_state <= AMPLITUDE_L_3;</pre>
00265
00266
00267
                                   next_state <= AMPLITUDE_BR_WAIT;</pre>
00268
                                end if;
00269
00270
                           when AMPLITUDE_L_3 =>
                                                                  -- inc fifo and start mem op (set all inputs and
     trigger start op)
00271
                               next_state <= AMPLITUDE_L_4;</pre>
00272
00273
                           when AMPLITUDE_L_4 =>
                                                                  -- wait for mem op to complete
                               if RAM_Op_Done = '1' then
00274
00275
                                   next state <= TIME H 1;</pre>
00276
00277
                                   next_state <= AMPLITUDE_L_4;</pre>
00278
                               end if:
00279
00280
                   -- Read Time and Write to RAM (Time is 16 bits, high and low bytes are read from RX FIFO and
00281
     written to RAM)
00282
00283
                           when TIME_H_1 =>
                                                                      -- wait for Time high byte in RX_FIFO
                               if FIFO_EMPTY = '0' then
00284
                                    next_state <= TIME_H_2;</pre>
00285
00286
00287
                                   next_state <= TIME_H_1;</pre>
00288
                               end if;
00289
00290
                           when TIME H 2 =>
                                                                      -- read Time high byte
                               next_state <= TIME_H_3;</pre>
00291
00292
00293
                           when TIME H 3 =>
                                                                      -- inc fifo
00294
                               next_state <= TIME_H_4;</pre>
00295
                           when TIME_H_4 =>
                                                                      -- delay state to allow FIFO_EMPTY to be set
00296
     after inc_fifo
00297
                               next_state <= TIME_H_5;</pre>
00298
```

```
00299
                            when TIME H 5 =>
                                                                        -- delay state to allow FIFO EMPTY to be set
     after inc_fifo
00300
                                next state <= TIME L 1;</pre>
00301
                            when TIME_L_1 =>
00302
                                                                        -- wait for Time low byte in RX_FIFO
                                if FIFO_EMPTY = '0' then
00303
                                    next_state <= TIME_L_2;</pre>
00304
00305
00306
                                    next_state <= TIME_L_1;</pre>
                                end if;
00307
00308
00309
                            when TIME L 2 =>
                                                                       -- read Time low byte
00310
                                next_state <= TIME_BR_WAIT;</pre>
00311
                            when TIME BR WAIT =>
00312
                                                                        -- wait for RAM Bus Grant
                               if RAM_Bus_Grant = '1' then
00313
                                    next_state <= TIME_L_3;</pre>
00314
00315
00316
                                    next state <= TIME BR WAIT;</pre>
00317
                                end if:
00318
00319
                            when TIME_L_3 =>
                                                                       \ensuremath{\text{--}} inc fifo and start mem op (set all inputs
     and trigger start op)
00320
                                next_state <= TIME_L_4;</pre>
00321
00322
                            when TIME_L_4 =>
                                                                        -- wait for mem op to complete
                                if RAM_Op_Done = '1' then
00323
00324
                                    next_state <= LOOP1_END;</pre>
00325
00326
                                    next_state <= TIME_L_4;</pre>
00327
                                end if;
00328
00329
                   when LOOP1_END =>
00330
                       next_state <= LOOP1;</pre>
00331
00332
00333
                   when VALIDATE_MSG =>
00334
                       next_state <= SET_REPLY_BYTE;</pre>
00335
00336
00337 -- Message Reply
00338
00339
00340
                  when SET_REPLY_BYTE =>
                      next_state <= SEND_REPLY_BYTE;</pre>
00342
00343
                   when SEND_REPLY_BYTE =>
00344
                      if count = reply_length then
                           next_state <= FINISH;</pre>
00345
00346
                       else
00347
                          next_state <= SET_REPLY_BYTE;</pre>
                       end if;
00348
00349
                   when FINISH =>
00350
00351
                          next_state <= IDLE;</pre>
00352
                  when OTHERS =>
00353
00354
                      next_state <= IDLE;</pre>
              end case;
00355
00356
        end if:
00357 end process;
00358
00359
00360 end Behavioral:
00361
00362
```

${\tt MSG_SET_WAVEFORM_pkg.vhd}$

```
00001 ------
00002 -- Company: WMU - Thesis
00003 -- Engineer: KDB
00004 --
```

```
00005 -- Create Date:
00006 -- Design Name:
00007 -- Module Name:
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 --
00014 --
00015 --
00016 -- Dependencies:
00017 --
00018 -- Revision:
00019 -- Revision 0.01 - File Created
00020 -- Additional Comments:
00021 --
00022 ----
00023 library IEEE;
00024 use IEEE.STD_LOGIC_1164.ALL;
00025 use IEEE.numeric_std.all;
00026 --use IEEE.STD_LOGIC_ARITH.ALL;
00027 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00028
00029 package MSG_SET_WAVEFORM_pkg is
00030
00031
00032 constant IDLE
                                                           : STD LOGIC VECTOR(7 downto 0) := x"00";
00033
00034 constant NUM_SAMPLES_1
                                                     : STD_LOGIC_VECTOR(7 downto 0) := x"01";
00035 constant NUM_SAMPLES_2
                                                      : STD_LOGIC_VECTOR(7 downto 0) := x"02";
00036 constant NUM_SAMPLES_BR_WAIT
                                                   : STD_LOGIC_VECTOR(7 downto 0) := x"03";
00037 constant NUM_SAMPLES_3
                                                     : STD_LOGIC_VECTOR(7 downto 0) := x"04";
00038 constant NUM_SAMPLES_4
                                                      : STD_LOGIC_VECTOR(7 downto 0) := x"05";
00039
00040 constant LOOP1
                                                           : STD_LOGIC_VECTOR(7 downto 0) := x"06";
00041
00042 constant AMPLITUDE_H_1
                                                      : STD_LOGIC_VECTOR(7 downto 0) := x"10";
00043 constant AMPLITUDE_H_2
                                                      : STD_LOGIC_VECTOR(7 downto 0) := x"11";
00044 constant AMPLITUDE_H_3
                                                      : STD_LOGIC_VECTOR(7 downto 0) := x"12";
00045 constant AMPLITUDE_H_4
                                                      : STD_LOGIC_VECTOR(7 downto 0) := x"13";
00046 constant AMPLITUDE_H_5
                                                      : STD_LOGIC_VECTOR(7 downto 0) := x"14";
00047
00048 constant AMPLITUDE_L_1
                                                      : STD_LOGIC_VECTOR(7 downto 0) := x"20";
00049 constant AMPLITUDE_L_2
                                                      : STD_LOGIC_VECTOR(7 downto 0) := x"21";
                                                      : STD_LOGIC_VECTOR(7 downto 0) := x"22";
: STD_LOGIC_VECTOR(7 downto 0) := x"23";
00050 constant AMPLITUDE_BR_WAIT
00051 constant AMPLITUDE_L_3
00052 constant AMPLITUDE_L_4
                                                      : STD_LOGIC_VECTOR(7 downto 0) := x"24";
00053
00054 constant TIME_H_1
                                                           : STD_LOGIC_VECTOR(7 downto 0) := x"30";
                                                           : STD_LOGIC_VECTOR(7 downto 0) := x"31";
00055 constant TIME_H_2
                                                           : STD_LOGIC_VECTOR(7 downto 0) := x"32";
00056 constant TIME_H_3
                                                           : STD_LOGIC_VECTOR(7 downto 0) := x"33";
00057 constant TIME_H_4
00058 constant TIME_H_5
                                                           : STD_LOGIC_VECTOR(7 downto 0) := x"34";
00059
00060 constant TIME_L_1
                                                           : STD_LOGIC_VECTOR(7 downto 0) := x"40";
                                                           : STD LOGIC VECTOR(7 downto 0) := x"41";
00061 constant TIME L 2
00062 constant TIME_BR_WAIT
                                                       : STD_LOGIC_VECTOR(7 downto 0) := x"42";
00063 constant TIME L 3
                                                           : STD LOGIC VECTOR (7 downto 0) := x"43";
00064 constant TIME_L_4
                                                           : STD_LOGIC_VECTOR(7 downto 0) := x"44";
00065
00066 constant LOOP1 END
                                                      : STD LOGIC VECTOR (7 downto 0) := x"50":
00067
00068 constant VALIDATE MSG
                                                       : STD LOGIC VECTOR(7 downto 0) := x"60";
00069
00070 constant SET REPLY BYTE
                                                     : STD LOGIC VECTOR (7 downto 0) := x"70":
00071 constant SEND_REPLY_BYTE
                                                        : STD_LOGIC_VECTOR(7 downto 0) := x"71";
00072
00073
                                                        : STD_LOGIC_VECTOR(7 downto 0) := x"FF";
00074 constant FINISH
00075
00076
00077
00078 constant IDLE_FLAG
                                                      : integer := 0;
00079
00080 constant INC_COUNT_FLAG
                                                         : integer := 1;
00081 constant RX_RD_EN_FLAG
                                                      : integer := 2;
                                                      : integer := 3;
00082 constant TX_WR_EN_FLAG
00083 constant START_MEM_OP_FLAG
                                                      : integer := 4;
```

```
00084
                                                    : integer := 5;
00085 constant NUM_SAMPLES_RD_FLAG
00086 constant NUM_SAMPLES_WR_FLAG
                                                     : integer := 6;
00087
00088 constant AMPLITUDE_H_RD_FLAG
                                                     : integer := 7;
00089 constant AMPLITUDE_L_RD_FLAG
                                                     : integer := 8;
00090 constant AMPLITUDE_WR_FLAG
                                                       : integer := 9;
00091
00092 constant TIME_H_RD_FLAG
00093 constant TIME_L_RD_FLAG
                                                           : integer := 10;
: integer := 11;
00094 constant TIME_WR_FLAG
                                                        : integer := 12;
00095
00096 constant SET REPLY BYTE FLAG
                                                      : integer := 13;
00097
00098 constant CLEAR COUNT FLAG
                                                        : integer := 14;
00099
00100 constant RAM_BUS_REQUEST_FLAG
                                                        : integer := 15;
00101 constant RAM_BUS_BUSY_FLAG
                                                        : integer := 16;
00102
00103
00104 constant DONE_FLAG
                                                       : integer := 17;
00105
00106
00107
00108 end MSG_SET_WAVEFORM_pkg;
00109
00110 package body MSG_SET_WAVEFORM_pkg is
00111
00112 end MSG_SET_WAVEFORM_pkg;
00113
00114
```

RAM_Module.vhd

```
00002 -- Company:
00003 -- Engineer:
00004 --
00005 -- Create Date: 19:44:35 01/27/2012
00006 -- Design Name:
00007 -- Module Name:
                        ADC Module - Behavioral
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 -- Dependencies:
00014 --
00015 -- Revision:
00016 -- Revision 0.01 - File Created
00017 -- Additional Comments:
00018 --
00019 -----
00020 library IEEE;
00021 use IEEE.STD_LOGIC_1164.ALL;
00022 use IEEE.STD_LOGIC_ARITH.ALL;
00023 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00024
00025 ---- Uncomment the following library declaration if instantiating
00026 ---- any Xilinx primitives in this code.
00027 --library UNISIM;
00028 --use UNISIM.VComponents.all;
00029
00030 use work.RAM_Module_pkg.all;
00031
00032 entity RAM_Module is
00033
       Port ( clk
                                       : in STD_LOGIC;
00034
                                        : in STD_LOGIC;
00035
00036
                    -- MT45W8MW16BGX Signals
                             : out STD_LOGIC_VECTOR(22 downto 0);
: inout STD_LOGIC_VECTOR(15 downto 0);
00037
                    MT_ADDR
00038
                    MT_DATA
00039
                    MT_OE
                                           : out STD_LOGIC; -- active low : out STD_LOGIC; -- active low
00040
                    MT_WE
00041
                    MT_ADV
                                             : out STD_LOGIC; -- active low
```

```
00042
                                               : out STD LOGIC; -- during asynch operation, hold the clock low
                     MT CLK
                                              : out STD_LOGIC; -- active low
: out STD_LOGIC; -- active low
: out STD_LOGIC; -- active low
00043
                     MT_UB
00044
                     MT LB
00045
                     MT CE
                                               : out STD_LOGIC;
00046
                     MT CRE
00047
                     --MT_WAIT
                                              : in STD_LOGIC; -- ignored
00048
                     -- RAM Module Control
00049
                     RAM_Start_Op : in STD_LOGIC;
RAM_Op_Done : out STD_LOGIC;
PAM_MF : in STD_LOGIC
00050
00051
00052
                     RAM WE
                                        : in STD_LOGIC;
: in STD_LOGIC_VECTOR(22 downto 0);
                                              : in STD_LOGIC;
                     RAM_ADDR
00053
                     RAM_DOUT
                                            : out STD_LOGIC_VECTOR(15 downto 0);
00054
00055
                     RAM_DIN
                                             : in STD_LOGIC_VECTOR(15 downto 0);
00056
                     -- RAM_Arbiter
00057
                     RAM_Bus_Request : in STD_LOGIC_VECTOR(7 downto 0);
RAM_Bus_Busy : in STD_LOGIC;
RAM_Bus_Grant : out STD_LOGIC_VECTOR(7 downto 0)
00058
00059
00060
00061
                     );
00062 end RAM_Module;
00063
00064 architecture Behavioral of RAM_Module is
00065
00066 signal async_flags
                                               : STD_LOGIC_VECTOR(4 downto 0);
00067 signal count
                                                : STD_LOGIC_VECTOR(7 downto 0);
00068
00069 signal init_counter
                                                  : STD LOGIC VECTOR(15 downto 0) := x"0000";
00070
00071 signal RAM_ADDR_reg
                                            : STD_LOGIC_VECTOR(22 downto 0);
                                            : STD_LOGIC_VECTOR(15 downto 0);
00072 signal RAM_DATA_reg
00073 signal RAM_WE_sig
                                               : STD_LOGIC;
00074
00075 component RAM_Module_states
00076 Port ( clk
                                             : in STD_LOGIC;
                                            : in STD_LOGIC;
: in STD_LOGIC;
               rst_n
RAM_Start_Op
00077
00078
                                                                               --start S.M. into motion
                                              : in STD_LOGIC_VECTOR(7 downto 0);
: in STD_LOGIC_VECTOR(15 downto 0);
                  count
init_counter
00079
08000
functions
                  async_flags
                                                  : out STD_LOGIC_VECTOR(4 downto 0) -- flags to enable
                   );
00083 end component;
00084
00085 component Arbiter
                                             .. SID_LOGIC;
: in STD_LOGIC;
: in STD
00086 Port ( clk
00087
                 reset
                                                  : in STD_LOGIC_VECTOR(7 downto 0);
00088
                     Bus_Request
                                                : in STD_LOGIC;
00089
                     Bus_Busy
00090
00091
                     Bus_Grant
                                                    : out STD_LOGIC_VECTOR(7 downto 0)
00092
                     );
00093 end component;
00094
00095 begin
00096
00097 -
00098 ----- RAM_Module_Control -----
00099 -----
00100 RAM_Op_Done <= async_flags(DONE_FLAG);</pre>
00101
00102 -- RAM DOUT
00103 process(clk, reset)
00104 begin
00105 if reset = '0' then
RAM_DOUT <= (others => 00107 elsif rising_edge(clk) then 00108 if according
             RAM_DOUT <= (others => '0');
00108 if async_flags(PERFORM_OP_FLAG) = '1' and count = 5 and

RAM_WE_sig = '1' then -- read op

00109 RAM_DOUT <= RAM_DATA_reg;

00110 end if;
00111 end if;
00112 end process;
00113
00114 -- RAM_DATA_reg
00115 process(clk, reset)
00116 begin
00117 if reset = '0' then
              RAM_DATA_reg <= (others => '0');
00118
```

```
elsif rising_edge(clk) then
00119
     if async_flags(PERFORM_OP_FLAG) = '1' and count = 0 and RAM_WE_sig = '0' then -- write op
00120
00121 RAM_DATA_reg <= RAM_DIN;
00122 elsif async_flags(PERFORM_OP_FLAG) = '1' and count = 4 and
RAM_WE_sig = '1' then -- read op
00123 RAM_DATA_reg <= MT_DATA;
       end if;
        end if:
00125
00126 end process;
00127
00128 -- RAM ADDR reg
00129 process(clk, reset)
00130 begin
       if reset = '0' then
00131
             RAM_ADDR_reg <= (others => '0');
00132
00133 elsif rising_edge(clk) then
       if async_flags(IDLE_FLAG) = '1' then
RAM_ADDR_reg <= RAM_ADDR;
00134
00135
            end if;
00136
       end if;
00137
00138 end process;
00139
00140 -- RAM_WE_sig
00141 process(clk, reset)
00142 begin
00143 if reset = '0' then
             RAM_WE_sig <= '0';</pre>
00144
00145 elsif rising_edge(clk) then
       if async_flags(IDLE_FLAG) = '1' then
00146
00147
                RAM_WE_sig <= RAM_WE;</pre>
            end if;
00148
       end if;
00149
00150 end process;
00151
00152
00153 ----- MT45W8MW16BGX Signals -----
00154 -----
00155 MT_DATA <= RAM_DATA_reg when RAM_WE_sig = '0' else -- write op
00156
                                  (others => 'Z');
00158 MT_CLK <= '0';
00160 MT_CRE <= '0'; -- hold low, active high, control register enable
00161
00162 MT_ADDR <= RAM_ADDR_reg;
00163
00164 -- MT_WE
00165 process(clk, reset)
00166 begin
00167 if reset = '0' then
             MT_WE <= '1';
00168
       elsif rising_edge(clk) then
00169
       if async_flags(PERFORM_OP_FLAG) = '1' then
00170
00171
                MT_WE <= RAM_WE_sig;
00172
             else
               MT WE <= '1';
00173
          end if;
00174
       end if;
00175
00176 end process;
00177
00178 -- Control Signals
00179 process(clk, reset)
00180 begin
      if reset = '0' then
00181
            MT_OE <= '1';
MT_ADV <= '1';
00182
00183
              MT_UB <= '1';
00184
              MT_LB <= '1';
00185
             MT CE <= '1';
00186
        elsif rising_edge(clk) then
00187
             if async_flags(PERFORM_OP_FLAG) = '1' then
00188
                MT_OE <= '0';
MT_ADV <= '0';
00189
00190
                 MT_UB <= '0';
00191
                 MT_LB <= '0';
00192
00193
                 MT_CE <= '0';
00194
                 MT_OE <= '1';
00195
```

```
MT_ADV <= '1';
MT_UB <= '1';
00196
00197
             MT_LB <= '1';
MT_CE <= '1';
00198
00199
       end if;
00200 end
00201 end if;
00202 end process;
00203
00204 -----
00205 ----- RAM_Module_states -----
00206 -----
00207
00208 states : RAM_Module_states
00209 port map(
     clk
                                    => clk.
00210
00211
                                  => reset,
        rst n
       RAM_Start_Op
00212
                                   => RAM_Start_Op,
                                    => count,
00213
        count
                                  => count,
=> init_counter,
       init_counter
00214
00215
        async_flags
                                    => async_flags
00216
       );
00217
00218 -----
00219 ----- RAM_Arbiter -----
00220 -----
00221
00222 RAM_Arbiter : Arbiter
00223 port map(
00224 clk
                                    => clk,
00225
        reset
                                 => RAM_Bus_Request,
00226
      Bus_Request
00227
       Bus_Busy
                                        => RAM_Bus_Busy,
      Bus_Grant
);
00228
                                    => RAM_Bus_Grant
00229
00230
00231 -----
00232 ----- Counter -----
00233 -----
00234
00235 -- count
00236 process(clk, reset)
00237 begin
00238 if reset = '0' then
00239
           count <= (others => '0');
00240 elsif rising_edge(clk) then
00241 if async_flags(INC_COUNT_FLAG) = '1' then

00242 count <= count + 1;
00247 end process;
00248
00249
00250 -- init_counter
00251 process(clk, reset)
00252 begin
     if reset = '0' then
00253
         init counter <= (others => '0');
00254
     elsif rising_edge(clk) then
00255
      if async_flags(RAM_RESET_FLAG) = '1' then
        init_counter <= init_counter + 1;
elsif async_flags(IDLE_FLAG) = '1' then
init_counter <= 'others'</pre>
00256
00257
00258
00259
00260 end
1061 end if;
              init_counter <= (others => '0');
           end if;
00262 end process;
00263
00264
00265 end Behavioral;
00266
```

RAM_Module_main_states.vhd

00001 -----

```
00002 -- Company:
00003 -- Engineer:
                     KDB
00004 --
00005 -- Create Date:
00006 -- Design Name:
00007 -- Module Name:
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 --
00014 --
00015 -- Dependencies:
00016 --
00017 -- Revision:
00018 --
00019 -- Additional Comments:
00020 --
00021 ----
00022 library IEEE;
00023 use IEEE.STD_LOGIC_1164.ALL;
00024 use IEEE.numeric_std.all;
00025 --use IEEE.STD_LOGIC_ARITH.ALL;
00026 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00027
00028 use work.RAM_Module_pkg.all;
00029
00030 ---- Uncomment the following library declaration if instantiating
00031 ---- any Xilinx primitives in this code.
00032 library UNISIM;
00033 use UNISIM. VComponents.all;
00034
00035 entity RAM_Module_states is
00036 Port ( clk
                                           : in STD_LOGIC;
                                            : in STD_LOGIC;
00037
                                              : in STD_LOGIC;
00038
                  RAM_Start_Op
                                                                            --start S.M. into motion
                                             : in STD_LOGIC_VECTOR(7 downto 0);
: in STD_LOGIC_VECTOR(15 downto 0);
00039
                  count
                 init_counter
00040
00041
                                                : out STD_LOGIC_VECTOR(4 downto 0) --flags to enable
functions
                  async_flags
                  );
00043 end RAM_Module_states;
00044
00045 architecture Behavioral of RAM_Module_states is
00046
00047
              --Control signals
00048
00049 signal curr_state : std_logic_vector(7 downto 0) := RAM_RESET; -- FSM current state 00050 signal next_state : std_logic_vector(7 downto 0) := RAM_RESET; -- FSM next state
00051
00052 begin
00053 -----
             -- synchronous part of state machine here
00054
00055 data_in_latch: process(clk, rst_n)
00056 begin
00057 if rst_n = '0' then
00058
             curr_state <= RAM_RESET;
       elsif rising_edge(clk) then
00059
00060
      end if;
          curr_state <= next_state;
00061
00062 end process;
00063
00064
              -- async part of state machine to set function flags
00065 RAM_Module_state: process(rst_n, curr_state)
00066 begin
        if rst_n = '0' then
00067
00068
              async_flags <= (others => '0');
00069
         else
00070
              async_flags <= (others => '0');
00071
              case curr_state is
00072
00073
                  when RAM RESET =>
00074
                    async_flags(RAM_RESET_FLAG) <= '1';
00075
00076
                 when IDLE =>
00077
                      async_flags(IDLE_FLAG) <= '1';
                                                                -- init
00078
00079
                 when PERFORM OP =>
```

```
async_flags(PERFORM_OP_FLAG) <= '1';</pre>
00080
                       async_flags(INC_COUNT_FLAG) <= '1';
00081
00082
00083
                  when FINISH =>
                      async_flags(DONE_FLAG) <= '1';
async_flags(INC_COUNT_FLAG) <= '1';</pre>
00084
                                                                   -- done flag
00085
00086
                  when others =>
                     async_flags <= (others => '0');
00087
00088
              end case;
         end if:
00089
00090 end process;
00091 -----
          -- RAM_Module state machine
00092
00093 RAM_Module_asynch_state: process(rst_n, curr_state,
      RAM_Start_Op, count, init_counter)
00094 begin
00095
        if rst_n = '0' then
              next_state <= RAM_RESET;</pre>
00096
00097
         else
00098
              case curr state is
00099
                  when RAM_RESET =>
                       if init\_counter = x"1D4B" then
00100
                           next_state <= IDLE;</pre>
00101
00102
00103
                          next_state <= RAM_RESET;</pre>
00104
                       end if;
00105
00106
              when IDLE =>
00107
                     if RAM_Start_Op = '1' then
00108
                           next_state <= PERFORM_OP;</pre>
00109
00110
                           next_state <= IDLE;</pre>
00111
                       end if;
00112
00113
                  when PERFORM_OP =>
00114
                      if count = 5 then
00115
                          next_state <= FINISH;</pre>
00116
00117
                          next_state <= PERFORM_OP;</pre>
00118
00119
00120
00121
00122
00123
                  when FINISH =>
00124
                      --if count = 8 then
                          next_state <= IDLE;</pre>
00126
                       --else
00127
                           --next_state <= FINISH;
00128
                       --end if;
00129
                  when OTHERS =>
00130
00131
                     next_state <= IDLE;</pre>
00132
              end case;
00133
       end if;
00134 end process;
00135
00136
00137 end Behavioral;
00138
00139
```

$RAM_Module_pkg.vhd$

```
00012 --
00013 --
00014 --
00015 --
00016 -- Dependencies:
00017 --
00018 -- Revision:
00019 -- Revision 0.01 - File Created
00020 -- Additional Comments:
00021 --
00022 ----
00023 library IEEE;
00024 use IEEE.STD_LOGIC_1164.ALL;
00025 use IEEE.numeric_std.all;
00026 --use IEEE.STD_LOGIC_ARITH.ALL;
00027 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00028
00029 package RAM_Module_pkg is
00030
00031
00032 constant RAM_RESET
                                                     : STD_LOGIC_VECTOR(7 downto 0) := x"10";
00033
                                                           : STD_LOGIC_VECTOR(7 downto 0) := x"00";
00034 constant IDLE
                                                         : STD_LOGIC_VECTOR(7 downto 0) := x"01";
00035 constant PERFORM_OP
00036
00037 constant FINISH
                                                        : STD_LOGIC_VECTOR(7 downto 0) := x"FF";
00038
00039
00040
00041 constant IDLE_FLAG
                                                     : integer := 0;
00042
00043 constant PERFORM_OP_FLAG
                                                   : integer := 1;
00044 constant INC_COUNT_FLAG
                                                        : integer := 2;
00045 constant RAM_RESET_FLAG
                                                         : integer := 3;
00046
00047
00048
00049 constant DONE_FLAG
                                                     : integer := 4;
00050
00051
00052
00053 end RAM_Module_pkg;
00055 package body RAM_Module_pkg is
00057 end RAM_Module_pkg;
00058
00059
```

RAM Module tb.vhd

```
00001 ----
00002 -- Company:
00003 -- Engineer:
00004 --
00005 -- Create Date: 17:03:04 03/07/2012
00006 -- Design Name:
00007 -- Module Name: C:/Users/Kyle/Desktop/SVN_Thesis/FPGA Code/Micron_RAM_Test/RAM_Module_tb.vhd
00009 -- Target Device:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 -- VHDL Test Bench Created by ISE for module: RAM_Module
00014 --
00015 -- Dependencies:
00016 --
00017 -- Revision:
00018 -- Revision 0.01 - File Created
00019 -- Additional Comments:
00020 --
00021 -- Notes:
00022 -- This testbench has been automatically generated using types std_logic and
00023 -- std_logic_vector for the ports of the unit under test. Xilinx recommends
00024 -- that these types always be used for the top-level I/O of a design in order
```

```
00025 -- to guarantee that the testbench will bind correctly to the post-implementation
00026 -- simulation model.
00027 ---
00028 LIBRARY ieee;
00029 USE ieee.std_logic_1164.ALL;
00030 USE ieee.std_logic_unsigned.all;
00031 USE ieee.numeric_std.ALL;
00032
00033 ENTITY RAM_Module_tb IS
00034 END RAM_Module_tb;
00035
00036 ARCHITECTURE behavior OF RAM Module tb IS
00037
00038
          -- Component Declaration for the Unit Under Test (UUT)
00039
          COMPONENT RAM Module
00040
00041
               clk : IN std_logic;
00042
               reset : IN std_logic;
00043
               MT_ADDR : OUT std_logic_vector(22 downto 0);
00044
               MT_DATA : INOUT std_logic_vector(15 downto 0);
00045
00046
               MT_OE : OUT std_logic;
00047
               MT_WE : OUT std_logic;
               MT_ADV : OUT std_logic;
00048
               MT_CLK : OUT std_logic;
00049
00050
               MT_UB : OUT std_logic;
00051
               MT_LB : OUT std_logic;
00052
               MT_CE : OUT std_logic;
               MT_CRE : OUT std_logic;
MT_WAIT : IN std_logic;
00053
00054
00055
               RAM_Start_Op : IN std_logic;
00056
               RAM_Op_Done : OUT std_logic;
00057
               RAM_WE : IN std_logic;
               RAM_ADDR : IN std_logic_vector(22 downto 0);
RAM_DOUT : OUT std_logic_vector(15 downto 0);
00058
00059
00060
               RAM_DIN : IN std_logic_vector(15 downto 0)
00061
00062
          END COMPONENT;
00063
00064
00065
         --Inputs
00066
         signal clk : std_logic := '0';
00067
         signal reset : std_logic := '0';
00068
         signal MT_WAIT : std_logic := '0';
00069
         signal RAM_Start_Op : std_logic := '0';
00070
         signal RAM_WE : std_logic := '0';
         signal RAM_ADDR : std_logic_vector(22 downto 0) := (others => '0');
00071
00072
         signal RAM_DIN : std_logic_vector(15 downto 0) := (others => '0');
00073
00074
          --BiDirs
00075
         signal MT_DATA : std_logic_vector(15 downto 0);
00076
00077
          --Outputs
00078
         signal MT_ADDR : std_logic_vector(22 downto 0);
00079
         signal MT_OE : std_logic;
08000
         signal MT_WE : std_logic;
         signal MT_ADV : std_logic;
00081
00082
         signal MT_CLK : std_logic;
00083
         signal MT_UB : std_logic;
         signal MT_LB : std_logic;
00084
00085
         signal MT_CE : std_logic;
         signal MT_CRE : std_logic;
00086
         signal RAM_Op_Done : std_logic;
00087
         signal RAM_DOUT : std_logic_vector(15 downto 0);
00088
00089
00090
         -- Clock period definitions
         constant clk_period : time := 20ns;
00091
00092
00093
          signal MT_DATA_reg : STD_LOGIC_VECTOR(15 downto 0);
00094
00095 BEGIN
                           <= MT_DATA_reg when MT_WE = '1' else -- read op
00096 MT_DATA
00097
                                   (others => 'Z');
00098
00099
00100
         -- Instantiate the Unit Under Test (UUT)
00101
         uut: RAM_Module PORT MAP (
00102
                clk => clk,
00103
                reset => reset,
```

```
MT_ADDR => MT_ADDR ,
00104
                MT_DATA => MT_DATA ,
00105
                MT_OE => MT_OE,
00106
00107
                MT_WE => MT_WE,
                MT_ADV => MT_ADV,
00108
00109
                MT_CLK => MT_CLK,
                MT_UB => MT_UB,
00110
                MT_LB => MT_LB,
00111
                MT_CE => MT_CE,
MT_CRE => MT_CRE,
00112
00113
                MT_WAIT => MT_WAIT ,
00114
                RAM_Start_Op => RAM_Start_Op,
00115
00116
                RAM_Op_Done => RAM_Op_Done,
                RAM_WE => RAM_WE,
00117
                RAM_ADDR => RAM_ADDR,
RAM_DOUT => RAM_DOUT,
00118
00119
                RAM_DIN => RAM_DIN
00120
00121
              );
00122
00123
         -- Clock process definitions
00124
         clk_process :process
00125
         begin
              clk <= '0';
00126
              wait for clk_period/2;
00127
00128
              clk <= '1';
00129
              wait for clk_period/2;
00130
         end process;
00131
00132
00133
         -- Stimulus process
00134
         stim_proc: process
00135
         begin
00136
              reset <= '0';
00137
00138
            wait for 100ns;
00139
              reset <= '1';
00140
00141
              wait for 150us;
00142
00143
              RAM_WE <= '0';
00144
              RAM_ADDR <= "0000000" & x"0010";
00145
              RAM_DIN <= x"A55A";
00146
               wait for 20ns;
00147
              RAM_Start_Op <= '1';</pre>
00148
              wait for 20ns;
00149
              RAM_Start_Op <= '0';</pre>
00150
00151
              wait for 500ns;
00152
              RAM_WE <= '1';
00153
              RAM_ADDR <= "0000000" & x"0010";
00154
               --RAM_DIN <= x"A55A";
00155
00156
              MT_DATA_reg <= x"F0F0";
00157
              wait for 20ns;
00158
              RAM_Start_Op <= '1';</pre>
00159
              wait for 20ns;
              RAM_Start_Op <= '0';</pre>
00160
00161
00162
00163
00164
            wait for clk_period*10;
00165
00166
            -- insert stimulus here
00167
00168
            wait;
00169
         end process;
00170
00171 END;
```

RS232_Module.vhd

```
00001 ------
00002 -- Company:
00003 -- Engineer:
00004 --
```

```
00005 -- Create Date:
                     19:44:35 01/27/2012
00006 -- Design Name:
00007 -- Module Name:
                     ADC_Module - Behavioral
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 -- Dependencies:
00014 --
00015 -- Revision:
00016 -- Revision 0.01 - File Created
00017 -- Additional Comments:
00018 --
00019 -----
00020 library IEEE;
00021 use IEEE.STD_LOGIC_1164.ALL;
00022 use IEEE.STD_LOGIC_ARITH.ALL;
00023 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00024
00025 ---- Uncomment the following library declaration if instantiating
00026 ---- any Xilinx primitives in this code.
00027 --library UNISIM;
00028 --use UNISIM.VComponents.all;
00029
00030 entity RS232_Module is
00031 Port ( clk
                                      : in STD_LOGIC;
00032
               reset
                                         : in STD_LOGIC;
00033
00034
                                            : in STD_LOGIC;
                                          : out STD_LOGIC;
: out STD_LOGIC;
00035
                  TX
00036
                  RX_led
                 TX_led
                                           : out STD_LOGIC;
00037
00038
00039
                  -- RX_FIFO Signals
                 RX_FIFO_RD_CLK
00040
                                        : in STD_LOGIC;
                                     : out STD_LOGIC_VECTOR (7 downto 0);
: in STD_LOGIC;
: out STD_LOGIC;
00041
                 RX_FIFO_DOUT
00042
                  RX_FIFO_RD_EN
00043
                 RX_FIFO_EMPTY
00044
                 -- TX_FIFO Signals

TX_FIFO_WR_CLK : in STD_LOGIC;
: in STD_LOG
00045
00046
                                       : in STD_LOGIC_VECTOR (7 downto 0);
: in STD_LOGIC
00047
                  TX_FIFO_DIN
00048
                  TX_FIFO_WR_EN
00049
                  );
00050 end RS232_Module;
00052 architecture Behavioral of RS232_Module is
00053
00054 ----
00055 ----- TX_Module -----
00056 -----
00057 component TX_Module
: in STD_LOGIC;
                                   : in STD_LOGIC;
                                      : out STD_LOGIC;
: out STD_LOGIC;
00060
                 TX
00061
                  TX led
00062
                 -- TX_FIFO Signals
00063
                 FIFO_DOUT : in STD_LOGIC_VECTOR (7 downto 0);
FIFO_RD_EN : out STD_LOGIC;
FIFO_EMPTY : in STD_LOGIC
00064
00065
00066
00067
                  );
00068 end component;
00069
00070 -----
00071 ------ RX_Module -----
00072 -----
00073 component RX_Module
00074 Port ( clk
                                   : in STD LOGIC;
                                   : in STD_LOGIC;
00075
               reset
                 RX
                                      : in STD_LOGIC;
: out STD_LOGIC;
00076
00077
                  RX_led
00078
                -- RX_FIFO Signals
FIFO_WR_CLK : out STD_LOGIC;
FIFO_DIN : out STD_LOGIC_VECTOR (7 downto 0);
00079
08000
00081
                 FIFO_WR_EN
                                : out STD_LOGIC
00082
00083
                 );
```

```
00084 end component;
00085
00086 -
00087 ------ Clock_Divider -----
00088 -----
00089 signal RS232_CLK
                                     : STD LOGIC:
00090 signal RS232_divide_count
                            : STD_LOGIC_VECTOR(7 downto 0);
00091
00091
00092 component Clock_Divider
00093    Port (clk_in : in STD_LOGIC;
00094    reset : in STD_LOGIC;
00095    divide_count : in STD_LOGIC_VECTOR(7 downto 0);
      divide_count . ... _
clk_out : out STD_LOGIC);
00096
00097 end component;
00098
00099 --
00100 ----- FIFO_8_512 ------
00101 -----
00102 signal reset_inv
                                      : STD_LOGIC;
00103
00104 signal RX_FIFO_DIN
                                    : STD_LOGIC_VECTOR(7 downto 0);
00105 --signal RX_FIFO_RD_CLK
                                  : STD_LOGIC;
                                       : STD_LOGIC;
00106 --signal RX_FIFO_RD_EN
                                   : STD_LOGIC_VECTOR(7 downto 0);
00107 signal RX_FIFO_DOUT_sig
00108 signal RX_FIFO_WR_CLK
                                 : STD_LOGIC;
                                  : STD_LOGIC;
00109 signal RX_FIFO_WR_EN
00110 --signal RX_FIFO_EMPTY
                                       : STD_LOGIC;
                                   : STD_LOGIC;
00111 signal RX_FIFO_FULL
00112
00113 --signal TX_FIFO_DIN
                                      : STD_LOGIC_VECTOR(7 downto 0);
                           : STD_LOGIC;
00114 signal TX_FIFO_RD_CLK
00115 signal TX_FIFO_RD_EN
                                      : STD_LOGIC;
                                   : STD_LOGIC_VECTOR(7 downto 0);
00116 signal TX_FIFO_DOUT
                                   : STD_LOGIC;
00117 --signal TX_FIFO_WR_CLK
                                    : STD_LOGIC;
: STD_LOGIC;
00118 --signal TX_FIFO_WR_EN
00119 signal TX_FIFO_EMPTY
00120 signal TX_FIFO_FULL
                                   : STD_LOGIC;
00121
00122 component FIFO_8_512 IS
      port (
00123
        din: IN std_logic_VECTOR(7 downto 0);
00124
      rd_clk: IN std_logic;
rd_en: IN std_logic;
00125
00126
00127
        rst: IN std_logic;
00128
       wr_clk: IN std_logic;
00129
       wr_en: IN std_logic;
      dout: OUT std_logic_VECTOR(7 downto 0);
      empty: OUT std_logic;
full: OUT std_logic);
00131
00132
00133 END component;
00134
00135 begin
00136
00137 reset_inv <= not reset;
00138
00139 RX_FIFO_DOUT <= RX_FIFO_DOUT_sig;</pre>
00140
00141 -----
00142 ----- TX Module -----
00143 -----
00144 TX_Mod : TX_Module
00145 port map(
                                    => RS232_CLK,
      clk
00146
00147
      reset
                                   => reset,
                                        => TX,
00148
        TX
                                    => TX_led,
       TX_led
FIFO_DOUT
00149
00150
                                   => TX_FIFO_DOUT,
       FIFO_RD_EN
00151
                                     => TX_FIFO_RD_EN,
                                      => TX_FIFO_EMPTY
00152
       FIFO_EMPTY
00153
       );
00154
00155 -----
00156 ----- RX_Module -----
00157 -----
00158 RX_Mod : RX_Module
00159 port map(
                                     => clk,
00160
        clk
00161
      reset
00162
       RX
                                         => RX.
```

```
RX_led
FIFO_WR_CLK
FIFO_DIN
FIFO_WR_EN
                                 => RX_led,
00163
                               => RX_FIFO_WR_CLK,
00164
00165
                                  => RX FIFO DIN,
                               => KX_FIFO_WR_EN
00166
00167
      );
00168
00169 -----
00170 ----- Clock Divider -----
00171 -----
00172 RS232_divide_count <= x"D8"; -- 50 MHz / 216 =
00173
00174 RS232_Clock : Clock_Divider
00175 port map(
00176
      clk in
                                 => clk,
     reset
                              => reset,
00177
      divide_count
                                => RS232_divide_count,
00178
     clk_out
);
00179
                                => RS232 CLK
00180
00181
00182 -----
00183 ----- RX_FIFO_8_512 ------
00184 -----
00185
00186 RX_FIFO : FIFO_8_512
00187 port map(
     din
00188
                                => RX_FIFO_DIN,
      rd_clk
00189
                               => clk,
                                   => RX_FIFO_RD_EN,
00190
       rd_en
00191
      rst
                                => reset_inv,
00192
       wr_clk
                                => RX_FIFO_WR_CLK,
      wr_en
                                  => RX_FIFO_WR_EN,
00193
00194
       dout
                                   => RX_FIFO_DOUT_sig,
00195
      empty
                                   => RX_FIFO_EMPTY,
00196
       full
                                   => RX_FIFO_FULL
00197
00198
00199
00200 -----
00201 ----- TX_FIFO_8_512 ------
00202 -----
00204 TX_FIFO : FIFO_8_512
00205 port map(
     din
                                => TX_FIFO_DIN,
      rd_clk
                               => RS232_CLK,
00208
      rd_en
rst
                                   => TX_FIFO_RD_EN,
                                => reset_inv,
                                => TX_FIFO_WR_CLK,
00210
       wr_clk
                                  => TX_FIFO_WR_EN,
00211
      wr en
00212
       dout
                                   => TX_FIFO_DOUT,
                                   => TX_FIFO_EMPTY,
00213
      empty
                                   => TX_FIFO_FULL
00214
       full
00215
      );
00216
00217 end Behavioral;
00218
```

RS232 Test.vhd

```
00001 -----
00002 -- Company:
00003 -- Engineer:
00004 --
00005 -- Create Date: 19:44:35 01/27/2012
00006 -- Design Name:
00007 -- Module Name:
                    ADC_Module - Behavioral
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 -- Dependencies:
00014 --
00015 -- Revision:
00016 -- Revision 0.01 - File Created
```

```
00017 -- Additional Comments:
00018 --
00019 -----
00020 library IEEE;
00021 use IEEE.STD_LOGIC_1164.ALL;
00022 use IEEE.STD_LOGIC_ARITH.ALL;
00023 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00024
00025 use work.RS232_Test_pkg.all;
00026
00027 ---- Uncomment the following library declaration if instantiating
00028 ---- any Xilinx primitives in this code.
00029 --library UNISIM;
00030 --use UNISIM.VComponents.all;
00031
00032 entity RS232 Test is
00033 Port (clk
                                         : in STD_LOGIC;
00034
                reset
                                           : in STD_LOGIC;
00035
                                               : in STD_LOGIC;
00036
                                             : out STD_LOGIC;
: out STD_LOGIC;
: out STD_LOGIC
00037
                   TX
00038
                   RX led
00039
00040
                  TX_led
                   );
00041 end RS232_Test;
00042
00043 architecture Behavioral of RS232_Test is
00044
00045 signal async_flags
                                        : STD_LOGIC_VECTOR(5 downto 0);
00046
00047 -----
00048 ----- RS232_Module -----
00049 -----
00050 signal RX_FIFO_RD_CLK : STD_LOGIC;
                                      : STD_LOGIC_VECTOR (7 downto 0);
00051 signal RX_FIFO_DOUT
                                        : STD_LOGIC;
: STD_LOGIC;
00052 signal RX_FIFO_RD_EN
00053 signal RX_FIFO_EMPTY
00054
00055 signal TX_FIFO_WR_CLK : STD_LOGIC;
                                        : STD_LOGIC_VECTOR(7 downto 0);
00056 signal TX_FIFO_DIN
00057 signal TX_FIFO_WR_EN
                                            : STD_LOGIC;
00058
00059 component RS232_Module is
00060 Port ( clk
                                         : in STD_LOGIC;
00061
               reset
                                           : in STD_LOGIC;
00062
                                             : in STD_LOGIC;
: out STD_LOGIC;
: out STD_LOGIC;
00064
                   TX
                  RX_led
00065
00066
                                              : out STD_LOGIC;
                   TX led
00067
00068
                   -- RX_FIFO Signals
                  RX_FIFO_RD_CLK
00069
                                         : in STD_LOGIC;
                                         : out STD_LOGIC_VECTOR (7 downto 0);
: in STD_LOGIC;
00070
                   RX_FIFO_DOUT
                  RX_F1FO_DOUT
RX_F1FO_RD_EN
00071
                                           : out STD_LOGIC;
00072
                   RX_FIFO_EMPTY
00073
                   -- TX_FIFO Signals
00074
                  TX_FIFO_WR_CLK : in STD_LOGIC;
TX_FIFO_DIN : in STD_LOGIC_VECTOR (7 downto 0);
TX_FIFO_WR_EN : in STD_LOGIC
00075
00076
00077
00078
                   );
00079 end component;
00080
00081 component RS232_Test_states
                                        : in STD_LOGIC;
00082 Port ( clk
00083
00084
                                         : in STD_LOGIC;
: in STD_LOGIC;
                RX_FIFO_EMPTY
                                              : out STD_LOGIC_VECTOR(5 downto 0) -- flags to enable
                 async_flags
functions 00086
                );
00087 end component;
00088
00089
00090 begin
00091
00092 TX_FIFO_DIN <= RX_FIFO_DOUT;
00093 RX_FIFO_RD_CLK <= clk;
00094 TX_FIFO_WR_CLK <= clk;
```

```
00095
00096 -- FIFO_WR_EN
00097 process(clk, reset)
00098 begin
00099 if reset = '0' then
00100
         RX_FIFO_RD_EN <= '0';
      elsif rising_edge(clk) then
00101
       if async_flags(RX_RD_EN_FLAG) = '1' then
00102
00103
              RX_FIFO_RD_EN <= '1';
00103
      else

RX_F

end if;

end if;
              RX_FIFO_RD_EN <= '0';
00105
00106
00107
00108 end process;
00109
00110 -- TX FIFO WR EN
00111 process(clk, reset)
00112 begin
00113 if reset = '0' then
           TX_FIFO_WR_EN <= '0';
00114
00115 elsif rising_edge(clk) then
      if async_flags(TX_WR_EN_FLAG) = '1' then
00116
00117
                TX_FIFO_WR_EN <= '1';
00118 else

00119 TX_F

00120 end if;

00121 end if;
             TX_FIFO_WR_EN <= '0';
00122 end process;
00123
00124 -----
00125 ----- RS232_Module -----
00126 -----
00127 RS232 : RS232_Module
00128 port map(
00129 clk
                                          => clk,
00130
       reset
                                         => reset,
00131
                                              => RX,
=> TX,
00132
00133
        TX
00134
         RX_led
                                           => RX_led,
00135
        TX_led
                                           => TX_led,
00136
00137
        RX_FIFO_RD_CLK
                                           => RX_FIFO_RD_CLK,
00138
        RX_FIFO_DOUT
                                             => RX_FIFO_DOUT,
00139
        RX_FIFO_RD_EN
                                         => RX_FIFO_RD_EN,
00140
        RX_FIFO_EMPTY
                                         => RX_FIFO_EMPTY,
00142
        TX_FIFO_WR_CLK
                                           => TX_FIFO_WR_CLK,
                                          => TX_FIFO_DIN,
00143
        TX_FIFO_DIN
                                       => TX_FIFO_WR_EN
00144
        TX_FIFO_WR_EN
00145
        );
00146
00147
00148 States : RS232_Test_states
00149 port map(
      clk
00150
                                   => clk.
                               => reset,
=> RX_FIFO_EMPTY,
00151
        rst n
        RX_FIFO_EMPTY
00152
       async_flags
00153
                                  => async_flags
       );
00154
00155
00156 end Behavioral:
00157
00158
00159
```

RS232 Test main states.vhd

```
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 --
00014 --
00015 -- Dependencies:
00016 --
00017 -- Revision:
00018 --
00019 -- Additional Comments:
00020 --
00021 ----
00022 library IEEE;
00023 use IEEE.STD_LOGIC_1164.ALL;
00024 use IEEE.numeric_std.all;
00025 --use IEEE.STD_LOGIC_ARITH.ALL;
00026 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00027
00028 use work.RS232_Test_pkg.all;
00029
00030 ---- Uncomment the following library declaration if instantiating
00031 ---- any Xilinx primitives in this code.
00032 library UNISIM;
00033 use UNISIM.VComponents.all;
00034
00035 entity RS232_Test_states is
00036 Port ( clk
                                           : in STD_LOGIC;
                                             : in STD_LOGIC;
: in STD_LOGIC;
00037
00038
                 RX_FIFO_EMPTY
00039
                  async_flags
                                                : out STD_LOGIC_VECTOR(5 downto 0) --flags to enable
     functions
00040
00041 end RS232_Test_states;
00042
00043 architecture Behavioral of RS232_Test_states is
00044
00045
             --Control signals
00046
00047 signal curr_state : std_logic_vector(7 downto 0) := IDLE; -- FSM current state 00048 signal next_state : std_logic_vector(7 downto 0) := IDLE; -- FSM next state
00050 begin
00051 -----
00052
             -- synchronous part of state machine here
00053 data_in_latch: process(clk, rst_n)
00054 begin
00055 if rst_n = '0' then
00056
             curr_state <= (others => '0');
00057
       elsif rising_edge(clk) then
00058
            curr_state <= next_state;
00059 end if;
00060 end process;
00061
              -- async part of state machine to set function flags
00062
00063 RS232_Test_state: process(rst_n, curr_state)
00064 begin
00065 if rst n = '0' then
00066
             async_flags <= (others => '0');
00067
        else
00068
              async_flags <= (others => '0');
00069
              case curr_state is
00070
00071
                  when IDLE =>
                     --async_flags(IDLE_FLAG) <= '1';
00072
                                                                    -- init
                      --async_flags(CAPTURE_BYTE_FLAG) <= '1';
00073
00074
00075
                  when RX_TO_TX =>
                   async_flags(TX_WR_EN_FLAG) <= '1';
00076
                      async_flags(RX_RD_EN_FLAG) <= '1';
00077
00078
00079
                  when FINISH =>
08000
                      --async_flags(DONE_FLAG) <= '1';
                                                                  -- done flag
00081
                  when others =>
00082
                     async_flags <= (others => '0');
00083
              end case;
00084
         end if;
00085 end process;
```

```
00086 -----
            -- RS232_Test state machine
00087
00088 RS232_Test_asynch_state: process(rst_n, curr_state,
    RX_FIFO_EMPTY)
00089 begin
00090
       if rst_n = '0' then
00091
             next_state <= IDLE;</pre>
00092
00093
              case curr_state is
00094
              when IDLE =>
                      if RX_FIFO_EMPTY = '0' then
00095
                           next_state <= RX_TO_TX;</pre>
00096
00097
                         next_state <= IDLE;</pre>
00098
                      end if;
00099
00100
00101
                  when RX_TO_TX =>
                      next_state <= WAIT_1;</pre>
00102
00103
00104
                  when WAIT_1 =>
00105
                      next_state <= WAIT_2;</pre>
00106
                  when WAIT_2 =>
00107
                      next_state <= WAIT_3;</pre>
00108
                   when WAIT_3 =>
00109
                     next_state <= FINISH;</pre>
00110
00111
                  when FINISH =>
00112
                      next_state <= IDLE;</pre>
00113
00114
                  when OTHERS =>
00115
                      next_state <= IDLE;</pre>
00116
              end case;
       end if;
00117
00118 end process;
00119
00120
00121 end Behavioral;
00122
00123
```

RS232_Test_pkg.vhd

```
00001 -----
00002 -- Company: WMU - Thesis
00003 -- Engineer:
                      KDB
00004 --
00005 -- Create Date:
00006 -- Design Name:
00007 -- Module Name:
00008 -- Project Name:
00000 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 --
00014 --
00015 --
00016 -- Dependencies:
00017 --
00018 -- Revision:
00019 -- Revision 0.01 - File Created
00020 -- Additional Comments:
00021 --
00022 ----
00023 library IEEE;
00024 use IEEE.STD_LOGIC_1164.ALL;
00025 use IEEE.numeric_std.all;
00026 --use IEEE.STD_LOGIC_ARITH.ALL;
00027 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00028
00029 package RS232_Test_pkg is
00030
00031
00032 constant IDLE
                                                            : STD_LOGIC_VECTOR(7 downto 0) := x"00";
00033
```

```
: STD LOGIC VECTOR(7 downto 0) := x"01";
00034 constant RX TO TX
                                                                : STD_LOGIC_VECTOR(7 downto 0) := x"02";

: STD_LOGIC_VECTOR(7 downto 0) := x"03";

: STD_LOGIC_VECTOR(7 downto 0) := x"04";
00035 constant WAIT_1
00036 constant WAIT_2
00037 constant WAIT_3
00038
00039
                                                                : STD_LOGIC_VECTOR(7 downto 0) := x"FF";
00040 constant FINISH
00041
00042
00043
00044 --constant IDLE_FLAG
                                                                 : integer := 0;
00045
00046 constant TX_WR_EN_FLAG
                                                            : integer := 1;
00047 constant RX_RD_EN_FLAG
                                                             : integer := 2;
00048
00049
00050
00051 --constant DONE_FLAG
                                                                 : integer := 6;
00052
00053
00054
00055 end RS232_Test_pkg;
00056
00057 package body RS232_Test_pkg is
00058
00059 end RS232_Test_pkg;
00060
00061
```

RX_Module.vhd

```
00002 -- Company:
00003 -- Engineer:
00004 --
00005 -- Create Date:
                         19:44:35 01/27/2012
00006 -- Design Name:
00007 -- Module Name:
                        ADC_Module - Behavioral
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 -- Dependencies:
00014 --
00015 -- Revision:
00016 -- Revision 0.01 - File Created
00017 -- Additional Comments:
00018 --
00019 -----
00020 library IEEE;
00021 use IEEE.STD_LOGIC_1164.ALL;
00022 use IEEE.STD_LOGIC_ARITH.ALL;
00023 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00024
00025 ---- Uncomment the following library declaration if instantiating
00026 ---- any Xilinx primitives in this code.
00027 --library UNISIM;
00028 --use UNISIM.VComponents.all;
00029
00030 use work.RX_Module_pkg.all;
00031
00032 entity RX_Module is
00033
      Port ( clk
                                       : in STD LOGIC:
00034
               reset
                                        : in STD_LOGIC;
                                           : in STD_LOGIC;
: out STD_LOGIC;
00035
                   RX
00036
                    RX_led
00037
00038
                    -- RX_FIFO Signals
                   FIFO_WR_CLK : out STD_LOGIC;
FIFO_DIN : out STD_LOGIC_VECTOR (7 downto 0);
00039
00040
                                 : out STD_LOGIC
00041
                    FIFO_WR_EN
00042
                    );
00043 end RX_Module;
00044
```

```
00045 architecture Behavioral of RX Module is
00046
                                          : STD_LOGIC_VECTOR(5 downto 0);
00047 signal async_flags
00048 signal count
                                             : STD_LOGIC_VECTOR(7 downto 0);
00049 signal baud_count
                                            : STD_LOGIC_VECTOR(15 downto 0);
00050
                                             : STD_LOGIC_VECTOR(7 downto 0);
00051 signal received_byte
00052
00053 component RX_Module_states
00054 Port ( clk
                                         : in STD_LOGIC;
                 rst_n
00055
                                            : in STD_LOGIC;
                                                    : in STD_LOGIC;
00056
                 RX
                                               : in STD_LOGIC_VECTOR(15 downto 0);
: in STD_LOGIC_VECTOR(7 downto 0);
                 baud_count
00057
00058
                 count
                 async_flags
                                              : out STD_LOGIC_VECTOR(5 downto 0) --flags to enable
00059
  functions
00060
00061 end component;
00062
00063 begin
00064
00065 FIFO_WR_CLK <= clk;
00066
00067 RX_led <= not async_flags(IDLE_FLAG);</pre>
00068
00069 FIFO_DIN <= received_byte;
00070
00071 -- received_byte
00072 process(clk, reset)
00073 begin
00074 if reset = '0' then
00075
             received_byte <= (others => '0');
00076
         elsif rising_edge(clk) and async_flags(CAPTURE_BYTE_FLAG) = '1' then
00077
         --received_byte <= RX & received_byte(7 downto 1);
             case count is
when x"00" =>
when x"01" =>
00078
00079
                                              received_byte(0) <= RX;</pre>
                                         received_byte(0) <= RX;
received_byte(1) <= RX;
received_byte(2) <= RX;
received_byte(3) <= RX;
received_byte(4) <= RX;
received_byte(5) <= RX;
08000
                when x"02" =>
when x"03" =>
when x"04" =>
00081
00082
00083
                when x"05" =>
                when x"06" =>
when x"07" =>
                                             received_byte(6) <= RX;
received_byte(7) <= RX;
00085
00087
00088 end
1009 end if;
00087
                 when OTHERS =>
         end case;
00090 end process;
00091
00092 -- FIFO_WR_EN
00093 process(clk, reset)
00094 begin
00095 if reset = '0' then
          FIFO_WR_EN <= '0';
00096
      elsif rising_edge (clk) then
if async_flags (WR_EN_FLAG) = '1' then
00097
00098
00099
                FIFO_WR_EN <= '1';
             else
  FIFO_WR_EN <= '0';</pre>
00100
00101
         end if;
00102
00103
         end if:
00104 end process;
00105
00106 -----
00107 ----- RX_Module_states -----
00108 -----
00109
00110 states : RX_Module_states
00111 port map(
       clk
                                           => clk.
00112
00113
         rst_n
                                           => RX,
00114
         RX
00115
         baud_count
                                           => baud_count,
                                             => count,
00116
         count
         async_flags
                                          => async_flags
00117
00118
         );
00119
00120 ----
00121 ----- Counter -----
00122 -----
```

```
00123
00124 -- count
00125 process(clk, reset)
00126 begin
       if reset = '0' then
00127
00128
             count <= (others => '0');
        elsif rising_edge(clk) then
00129
          if async_flags(INC_COUNT_FLAG) = '1' then
00130
             count <= count + 1;
elsif async_flags(IDLE_FLAG) = '1' then</pre>
00131
00132
                count <= x"00";
00133
             end if;
00134
00135
        end if:
00136 end process;
00137
00138 -- baud_count
00139 process(clk, reset)
00140 begin
       if reset = '0' then
00141
             baud_count <= (others => '0');
00142
       elsif rising_edge(clk) then
00143
00144
         if async_flags(INC_BAUD_COUNT_FLAG) = '1' then
00145
                  baud_count <= baud_count + 1;</pre>
              elsif async_flags(CLEAR_BAUD_COUNT_FLAG) = '1' then
00146
              baud_count <= (others => '0');
elsif async_flags(IDLE_FLAG) = '1' then
00147
00148
00149
                 baud_count <= (others => '0');
00150
              end if;
00151
         end if;
00152 end process;
00153
00154
00155 end Behavioral;
00156
```

RX_Module_main_states.vhd

```
00001 ----
00002 -- Company:
00003 -- Engineer:
                      KDB
00004 --
00005 -- Create Date:
00006 -- Design Name:
00007 -- Module Name:
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 --
00014 --
00015 -- Dependencies:
00016 --
00017 -- Revision:
00018 --
00019 -- Additional Comments:
00020 --
00021 ---
00022 library IEEE;
00023 use IEEE.STD_LOGIC_1164.ALL;
00024 use IEEE.numeric_std.all;
00025 --use IEEE.STD_LOGIC_ARITH.ALL;
00026 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00027
00028 use work.RX_Module_pkg.all;
00029
00030 ---- Uncomment the following library declaration if instantiating
00031 ---- any Xilinx primitives in this code.
00032 library UNISIM;
00033 use UNISIM.VComponents.all;
00034
00035 entity RX_Module_states is
00036 Port ( clk
                                           : in STD_LOGIC;
00037
                                            : in STD_LOGIC;
00038
                  RX
                                                    : in STD_LOGIC;
```

```
: in STD_LOGIC_VECTOR(15 downto 0);
: in STD_LOGIC_VECTOR(7 downto 0);
00039
                 baud count
00040
                 count
00041
                                               : out STD_LOGIC_VECTOR(5 downto 0) --flags to enable
                 async flags
     functions
00042
                 );
00043 end RX_Module_states;
00044
00045 architecture Behavioral of RX Module states is
00046
              --Control signals
00047
00048
00049 signal curr_state : std_logic_vector(7 downto 0) := IDLE; -- FSM current state
00050 signal next_state : std_logic_vector(7 downto 0) := IDLE; -- FSM next state
00051
00052 begin
00053 -----
             -- synchronous part of state machine here
00054
00055 data_in_latch: process(clk, rst_n)
00056 begin
00057 if rst_n = '0' then
00058
            curr_state <= (others => '0');
00059 elsif rising_edge(clk) then
00060 curr_state <= next_stat
00061 end if;</pre>
            curr_state <= next_state;
00062 end process;
00063
00064
              -- async part of state machine to set function flags
00065 RX_Module_state: process(rst_n, curr_state)
00066 begin
       if rst_n = '0' then
00067
00068
             async_flags <= (others => '0');
00069
         else
00070
             async_flags <= (others => '0');
              case curr_state is
00071
00072
00073
00074
                    async_flags(IDLE_FLAG) <= '1';
00075
                      --async_flags(CAPTURE_BYTE_FLAG) <= '1';
00076
00077
                  when WAIT_BAUD =>
00078
                     async_flags(INC_BAUD_COUNT_FLAG) <= '1';</pre>
00079
08000
                  when WAIT_BAUD2 =>
00081
                      async_flags(INC_BAUD_COUNT_FLAG) <= '1';</pre>
00082
00083
                  when CAPTURE_BYTE =>
                     async_flags(CAPTURE_BYTE_FLAG) <= '1';</pre>
00084
                      async_flags(INC_COUNT_FLAG) <= '1';</pre>
00085
                      async_flags(CLEAR_BAUD_COUNT_FLAG) <= '1';</pre>
00086
00087
00088
                  when WRITE_TO_FIFO =>
00089
                      async_flags(WR_EN_FLAG) <= '1';
00090
00091
                  when WAIT BAUD3 =>
00092
                     async_flags(INC_BAUD_COUNT_FLAG) <= '1';</pre>
00093
00094
00095
                 when FINISH =>
                    --async_flags(DONE_FLAG) <= '1';
00096
                                                                  -- done flag
00097
                  when others =>
                     async_flags <= (others => '0');
00098
00099
             end case:
        end if:
00100
00101 end process;
00104 RX_Module_asynch_state: process(rst_n, curr_state,
     RX, count, baud_count)
00105 begin
00106 if rst_n = '0' then
00107
             next_state <= IDLE;</pre>
00108
         else
00109
             case curr_state is
00110
             when IDLE =>
                      if RX = '0' then
00111
00112
                          next_state <= WAIT_BAUD;</pre>
00113
                      else
00114
                         next_state <= IDLE;</pre>
00115
                      end if;
```

```
00116
00117
                    when WAIT_BAUD =>
                        if baud_count = x"028B" then
next_state <= CAPTURE_BYTE;
00118
00119
00120
00121
                            next_state <= WAIT_BAUD;</pre>
                        end if;
00122
                    when WAIT_BAUD2 =>
00123
                        if baud_count = x"01B2" then
    next_state <= CAPTURE_BYTE;</pre>
00124
00125
00126
                        else
                            next_state <= WAIT_BAUD2;</pre>
00127
00128
                        end if;
00129
                    when CAPTURE_BYTE =>
00130
                        if count = x"07" then
00131
                            next_state <= WAIT_BAUD3;</pre>
00132
00133
00134
                            next_state <= WAIT_BAUD2;</pre>
00135
                        end if:
00136
00137
                    when WAIT_BAUD3 =>
                        if baud_count = x"0100" then --FA
00138
                            next_state <= WRITE_TO_FIFO;</pre>
00139
00140
00141
                            next_state <= WAIT_BAUD3;</pre>
00142
                        end if;
00143
00144
                    when WRITE_TO_FIFO =>
00145
                        next_state <= FINISH;</pre>
00146
00147
                    when FINISH =>
                       --if RX = '1' then
00148
00149
                             next_state <= IDLE;</pre>
00150
00151
                        -- next_state <= FINISH;
00152
00153
00154
                    when OTHERS =>
00155
                        next_state <= IDLE;</pre>
00157
         end if;
00158 end process;
00159
00160
00161 end Behavioral;
00163
```

RX_Module_pkg.vhd

```
00001 -----
00002 -- Company: WMU - Thesis
00003 -- Engineer: KDB
00003 -- Engineer:
00004 --
00005 -- Create Date:
00006 -- Design Name:
00007 -- Module Name:
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 --
00014 --
00015 --
00016 -- Dependencies:
00017 --
00019 -- Revision 0.01 - File Created
00020 -- Additional Comments:
00021 --
00022 ----
00023 library IEEE;
00024 use IEEE.STD_LOGIC_1164.ALL;
```

```
00025 use IEEE.numeric std.all;
00026 --use IEEE.STD_LOGIC_ARITH.ALL;
00027 use IEEE.STD LOGIC UNSIGNED.ALL;
00029 package RX_Module_pkg is
00030
00031
00032 constant IDLE
                                                                 : STD LOGIC VECTOR (7 downto 0) := x"00";
00033
                                                           : STD_LOGIC_VECTOR(7 downto 0) := x"01";
: STD_LOGIC_VECTOR(7 downto 0) := x"02";
: STD_LOGIC_VECTOR(7 downto 0) := x"03";
00034 constant WAIT_BAUD
00035 constant CAPTURE_BYTE
00036 constant WRITE TO FIFO
                                                              : STD_LOGIC_VECTOR(7 downto 0) := x"04";
: STD_LOGIC_VECTOR(7 downto 0) := x"05";
00037 constant WAIT_BAUD2
00038 constant WAIT_BAUD3
00039
00040
                                                             : STD_LOGIC_VECTOR(7 downto 0) := x"FF";
00041 constant FINISH
00042
00043
00044
00045 constant IDLE_FLAG
                                                           : integer := 0;
00046
00047 constant CAPTURE_BYTE_FLAG
                                                          : integer := 1;
00048 constant INC_COUNT_FLAG
                                                              : integer := 2;
00049 constant WR_EN_FLAG
                                                               : integer := 3;
00050 constant INC_BAUD_COUNT_FLAG
                                                        : integer := 4;
00051 constant CLEAR_BAUD_COUNT_FLAG
                                                     : integer := 5;
00052
00053
00054 --constant DONE_FLAG
                                                                 : integer := 6;
00055
00056
00057
00058 end RX_Module_pkg;
00059
00060 package body RX_Module_pkg is
00061
00062 end RX_Module_pkg;
00063
00064
```

SPI.vhd

```
00001 ----
00002 -- Company:
00003 -- Engineer:
00004 --
00005 -- Create Date:
                        16:52:43 09/20/2010
00006 -- Design Name:
00007 -- Module Name:
                        SPI - Behavioral
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 -- Dependencies:
00014 --
00015 -- Revision:
00016 -- Revision 0.01 - File Created
00017 -- Additional Comments:
00018 --
00019 ----
00020 library IEEE;
00021 use IEEE.STD_LOGIC_1164.ALL;
00022 use IEEE.STD_LOGIC_ARITH.ALL;
00023 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00024
00025 ---- Uncomment the following library declaration if instantiating
00026 ---- any Xilinx primitives in this code.
00027 -- library UNISIM;
00028 --use UNISIM.VComponents.all;
00029
00030 use work.SPI_pkg.all;
00031
00032 entity SPI is
```

```
Port ( data_reg : in STD_LOGIC_VECTOR(31 downto 0);
    SPI_start : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst : in STD_LOGIC;
00033
        Port ( data reg
00034
00035
00036
00037
                CS
                                         : out STD_LOGIC;
               CS
MOSI
00038
                                       : out STD_LOGIC;
00039
                 SPI_Done
                                       : out STD_LOGIC;
00040
                  -- SPI_Arbiter
00041
                 -- SPI_ARDITER

SPI_Bus_Request : in STD_LOGIC_VECTOR(7 downto 0);

SPI_Bus_Busy : in STD_LOGIC;

SPI_Bus_Grant : out STD_LOGIC_VECTOR(7 downto 0)
00042
00043
00044
00045
                  );
00046 end SPI;
00047
00048 architecture Behavioral of SPI is
00049
00050 component Arbiter
00051 Port ( clk
                                        : in STD LOGIC;
                                         : in STD_LOGIC;
           reset
00052
                 Bus_Request
                                            : in STD_LOGIC_VECTOR(7 downto 0);
00053
                                           : in STD_LOGIC;
00054
                  Bus_Busy
00055
                                              : out STD_LOGIC_VECTOR(7 downto 0)
00056
                 Bus_Grant
00057
00058 end component;
00059
      00060 component SPI_states
00061 Port ( clk
                                 : in STD_LOGIC;
                                   : in STD_LOGIC;
: in STD_LOGIC;
00062
00063
                                                                 --start S.M. into motion
00065
                                    : in STD_LOGIC_VECTOR(4 downto 0);
: out STD_LOGIC_VECTOR(33 downto 0) --flags to enable
                async_flags
    functions
00066 );
00067 end component;
00068
00069 signal count : integer range 0 to 7;
00070 -- signal count : STD_LOGIC_VECTOR(4 downto 0);
00071 signal async_flags : STD_LOGIC_VECTOR(33 downto 0); --flags to enable functions
00072
00073 begin
00074
00075
00076 -
00077 ------ SPI_states ------
00079
00080 states : SPI_states
00081 port map(
        clk => clk,
rst => rst,
SPI_start => SPI_start,
async_flags => async_flags
00082 clk
00083
00084
00085
       );
00086
00087
00088
00089 -----
00090 ----- SPI Arbiter -----
00091 -----
00092
00093 SPI_Arbiter : Arbiter
00094 port map(
      clk
00095
                                         => clk.
00096
         reset
                                       => rst,
                                        => SPI_Bus_Request,
00097
        Bus_Request
                                               => SPI_Bus_Busy,
00098
        Bus_Busy
                                          => SPI_Bus_Grant
00099
        Bus_Grant
);
00100
00101
00102
00103 -- CS <= not async_flags(OUTPUT_FLAG);
00104
00105 --process(clk, rst)
00106 --begin
00107 -- if rst = '0' then

00108 -- CS <= '1';
00109 -- elsif rising_edge(clk) then
00110 --
         if async_flags(OUTPUT_FLAG) = '1' then
```

```
CS <= '0';
00111 --
00112 --
              end if;
              if async_flags(DONE_FLAG) = '1' then
00113 --
00114 --
                 CS <= '1';
00115 --
              end if;
              if async_flags(INIT_FLAG) = '1' then
00116 --
                  CS <= '1';
00117 --
00118 --
              end if:
00119 -- end if;
00120 --end process;
00121
00122 process(clk, rst)
00123 begin
          if rst = '0' then
00124
              MOSI <= '0';
00125
              CS <= '1';
00126
          elsif rising\_edge(clk) then
00127
              if async_flags(OUTPUT_FLAG) = '1' then
00128 --
00129 --
                  --MOSI <= data_reg(CONV_INTEGER(count));
00130 --
                  MOSI <= data_reg(count);
00131 --
                  --count <= count - 1;
00132 --
                  count <= count + 1;</pre>
              end if;
00133 --
00134 --
              if async_flags(DONE_FLAG) = '1' then
00135 --
                  count <= (others => '0');
00136 --
              end if;
00137 --
              if async_flags(INIT_FLAG) = '1' then
00138 --
                  --count <= "00111";
00139 --
                   count <= 0;
00140 --
              end if;
00141
              if async_flags(DONE_FLAG) = '1' then
00142
                  CS <= '1';
00143
              end if;
00144
              if async_flags(INIT_FLAG) = '1' then
00145
                  CS <= '1';
00146
              end if;
00147
00148
00149
              if async_flags(B31_FLAG) = '1' then
00150
                  MOSI <= data_reg(B31_FLAG);</pre>
                   CS <= '0';
00151
00152
              elsif async_flags(B30_FLAG) = '1' then
00153
                  MOSI <= data_reg(B30_FLAG);</pre>
00154
                   CS <= '0';
00155
              elsif async_flags(B29_FLAG) = '1' then
00156
                   MOSI <= data_reg(B29_FLAG);</pre>
                   CS <= '0';
00158
              elsif async_flags(B28_FLAG) = '1' then
00159
                  MOSI <= data_reg(B28_FLAG);</pre>
                   CS <= '0';
00160
00161
              elsif async_flags(B27_FLAG) = '1' then
00162
                  MOSI <= data_reg(B27_FLAG);</pre>
                   CS <= '0';
00163
              elsif async_flags(B26_FLAG) = '1' then
00164
00165
                  MOSI <= data_reg(B26_FLAG);</pre>
                  CS <= '0';
00166
              elsif async_flags(B25_FLAG) = '1' then
00167
                  MOSI <= data_reg(B25_FLAG);</pre>
00168
                  CS <= '0';
00169
00170
              elsif async_flags(B24_FLAG) = '1' then
                  MOSI <= data_reg(B24_FLAG);</pre>
00171
                   CS <= '0';
00172
              elsif async_flags(B23_FLAG) = '1' then
00173
00174
                  MOSI <= data_reg(B23_FLAG);</pre>
                  CS <= '0';
00175
              elsif async_flags(B22_FLAG) = '1' then
00176
00177
                  MOSI <= data_reg(B22_FLAG);</pre>
                  CS <= '0';
00178
              elsif async_flags(B21_FLAG) = '1' then
00179
00180
                  MOSI <= data_reg(B21_FLAG);</pre>
                  CS <= '0';
00181
00182
              elsif async_flags(B20_FLAG) = '1' then
00183
                  MOSI <= data_reg(B20_FLAG);</pre>
                   CS <= '0';
00184
              elsif async_flags(B19_FLAG) = '1' then
00185
00186
                  MOSI <= data_reg(B19_FLAG);</pre>
                  CS <= '0';
00187
00188
              elsif async_flags(B18_FLAG) = '1' then
00189
                   MOSI <= data_reg(B18_FLAG);</pre>
```

```
00190
                   CS <= '0';
               elsif async_flags(B17_FLAG) = '1' then
00191
                   MOSI <= data_reg(B17_FLAG);</pre>
00192
00193
                   CS <= '0';
00194
               elsif async_flags(B16_FLAG) = '1' then
00195
                   MOSI <= data_reg(B16_FLAG);</pre>
                   CS <= '0';
00196
               elsif async_flags(B15_FLAG) = '1' then
00197
                   MOSI <= data_reg(B15_FLAG);</pre>
00198
                   CS <= '0';
00199
               elsif async_flags(B14_FLAG) = '1' then
    MOSI <= data_reg(B14_FLAG);</pre>
00200
00201
                   CS <= '0';
00202
               elsif async_flags(B13_FLAG) = '1' then
00203
00204
                   MOSI <= data_reg(B13_FLAG);</pre>
                   CS <= '0';
00205
               elsif async_flags(B12_FLAG) = '1' then
00206
00207
                   MOSI <= data_reg(B12_FLAG);</pre>
                   CS <= '0';
00208
               elsif async_flags(B11_FLAG) = '1' then
00209
00210
                   MOSI <= data_reg(B11_FLAG);</pre>
                   CS <= '0';
00211
               elsif async_flags(B10_FLAG) = '1' then
00212
00213
                   MOSI <= data_reg(B10_FLAG);</pre>
                   CS <= '0';
00214
               elsif async_flags(B9_FLAG) = '1' then
00215
00216
                   MOSI <= data_reg(B9_FLAG);</pre>
                   CS <= '0';
00217
00218
               elsif async_flags(B8_FLAG) = '1' then
00219
                   MOSI <= data_reg(B8_FLAG);</pre>
                   CS <= '0';
00220
00221
               elsif async_flags(B7_FLAG) = '1' then
00222
                   MOSI <= data_reg(B7_FLAG);</pre>
00223
                   CS <= '0';
00224
               elsif async_flags(B6_FLAG) = '1' then
00225
                   MOSI <= data_reg(B6_FLAG);</pre>
                   CS <= '0';
00226
00227
               elsif async_flags(B5_FLAG) = '1' then
00228
                   MOSI <= data_reg(B5_FLAG);</pre>
00229
                   CS <= '0';</pre>
00230
               elsif async_flags(B4_FLAG) = '1' then
00231
                   MOSI <= data_reg(B4_FLAG);
                   CS <= '0';
00232
00233
               elsif async_flags(B3_FLAG) = '1' then
00234
                   MOSI <= data_reg(B3_FLAG);</pre>
00235
                   CS <= '0';
00236
               elsif async_flags(B2_FLAG) = '1' then
                   MOSI <= data_reg(B2_FLAG);
00237
00238
               elsif async_flags(B1_FLAG) = '1' then
00239
00240
                   MOSI <= data_reg(B1_FLAG);</pre>
                   CS <= '0';
00241
               elsif async_flags(B0_FLAG) = '1' then
00242
00243
                   MOSI <= data_reg(B0_FLAG);</pre>
00244
                   CS <= '0';
00245
               end if:
00246
          end if;
00247 end process;
00248
00249 SPI_Done <= async_flags(DONE_FLAG);
00250
00251 end Behavioral;
00252
```

SPI_main_states.vhd

```
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 --
00014 --
00015 -- Dependencies:
00016 --
00017 -- Revision:
00018 --
00019 -- Additional Comments:
00020 --
00021 -----
00022 library IEEE;
00023 use IEEE.STD_LOGIC_1164.ALL;
00024 use IEEE.numeric_std.all;
00025 use IEEE.STD_LOGIC_ARITH.ALL;
00026 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00027
00028 use work.SPI_pkg.all;
00029
00030 ---- Uncomment the following library declaration if instantiating
00031 ---- any Xilinx primitives in this code.
00032 library UNISIM;
00033 use UNISIM.VComponents.all;
00034
00035 entity SPI_states is
00036 Port ( clk
                                      : in STD_LOGIC;
00037
                                           : in STD_LOGIC;
00038
                 SPI_start
                                       : in STD_LOGIC;
                                                                     --start S.M. into motion
                                             : in STD_LOGIC_VECTOR(4 downto 0);
00039
             -- count
                                         : out STD_LOGIC_VECTOR(33 downto 0) --flags to enable
                 async_flags
00040
    functions
00041
00042 end SPI_states;
00043
00044 architecture Behavioral of SPI_states is
00045
00046
              --Control signals
00047
00048 signal curr_state : std_logic_vector(7 downto 0) := IDLE; -- FSM current state 00049 signal next_state : std_logic_vector(7 downto 0) := IDLE; -- FSM next state
00050
00051 begin
            -- synchronous part of state machine here
00054 data_in_latch: process(clk, rst)
00055 begin
00056 if rst = '0' then
00057
             curr_state <= (others => '0');
      elsif rising_edge(clk) then
00058
00059
        curr_state <= next_state;
       end if;
00060
00061 end process;
00062
00063
             -- async part of state machine to set function flags
00064 SPI_state: process(rst, curr_state)
00065 begin
       if rst = '0' then
00066
             async_flags <= (others => '0');
00067
00068
        else
00069
             async_flags <= (others => '0');
00070
             case curr_state is
00071
                 when IDLE =>
                     async_flags(INIT_FLAG) <= '1';</pre>
00072
00073
                  --when OUTPUT DATA =>
                     --async_flags(OUTPUT_FLAG) <= '1';
00074
00075
00076
                  when OUTPUT B31 =>
00077
                     async_flags(B31_FLAG) <= '1';
00078
                  when OUTPUT B30 =>
                    async_flags(B30_FLAG) <= '1';
00079
08000
                  when OUTPUT_B29 =>
00081
                     async_flags(B29_FLAG) <= '1';
00082
                  when OUTPUT_B28 =>
00083
                    async_flags(B28_FLAG) <= '1';
00084
                  when OUTPUT_B27 =>
00085
                     async_flags(B27_FLAG) <= '1';
00086
                  when OUTPUT_B26 =>
00087
                     async_flags(B26_FLAG) <= '1';</pre>
```

```
when OUTPUT B25 =>
00088
00089
                     async_flags(B25_FLAG) <= '1';</pre>
00090
                  when OUTPUT_B24 =>
00091
                     async_flags(B24_FLAG) <= '1';
                  when OUTPUT_B23 =>
00092
                     async_flags(B23_FLAG) <= '1';</pre>
00093
                  when OUTPUT_B22 =>
00094
00095
                     async flags(B22 FLAG) <= '1':
                  when OUTPUT_B21 =>
00096
                     async_flags(B21_FLAG) <= '1';
00097
00098
                  when OUTPUT_B20 =>
                     async_flags(B20_FLAG) <= '1';</pre>
00099
00100
                  when OUTPUT_B19 =>
                     async_flags(B19_FLAG) <= '1';
00101
                  when OUTPUT_B18 =>
00102
                     async_flags(B18_FLAG) <= '1';</pre>
00103
00104
                  when OUTPUT_B17 =>
                     async_flags(B17_FLAG) <= '1';
00105
00106
                  when OUTPUT_B16 =>
00107
                     async_flags(B16_FLAG) <= '1';
00108
                  when OUTPUT_B15 \Rightarrow
00109
                     async_flags(B15_FLAG) <= '1';
00110
                  when OUTPUT_B14 \Rightarrow
00111
                      async_flags(B14_FLAG) <= '1';
00112
                  when OUTPUT_B13 =>
00113
                      async_flags(B13_FLAG) <= '1';
00114
                  when OUTPUT_B12 =>
00115
                      async_flags(B12_FLAG) <= '1';
00116
                  when OUTPUT_B11 =>
00117
                      async_flags(B11_FLAG) <= '1';
00118
                  when OUTPUT_B10 =>
00119
                      async_flags(B10_FLAG) <= '1';
00120
                  when OUTPUT_B9 =>
00121
                      async_flags(B9_FLAG) <= '1';</pre>
00122
                  when OUTPUT_B8 =>
00123
                      async_flags(B8_FLAG) <= '1';
00124
                  when OUTPUT_B7 =>
00125
                      async_flags(B7_FLAG) <= '1';
00126
                  when OUTPUT_B6 =>
00127
                     async_flags(B6_FLAG) <= '1';
00128
                  when OUTPUT_B5 =>
                     async_flags(B5_FLAG) <= '1';
00129
00130
                  when OUTPUT_B4 =>
                     async_flags(B4_FLAG) <= '1';
00131
00132
                  when OUTPUT_B3 =>
00133
                     async_flags(B3_FLAG) <= '1';
                  when OUTPUT_B2 =>
00134
                     async_flags(B2_FLAG) <= '1';
00135
00136
                  when OUTPUT_B1 =>
00137
                     async_flags(B1_FLAG) <= '1';</pre>
00138
                  when OUTPUT_B0 =>
00139
                      async_flags(B0_FLAG) <= '1';</pre>
00140
                  when TX_COMPLETE =>
00141
                    async_flags(DONE_FLAG) <= '1';
00142
00143
                  when others =>
                     async_flags <= (others => '0');
00144
             end case;
00145
00146
         end if;
00147 end process;
00148 -----
             -- SPI state machine
00149
00150 SPI_async_state: process(rst, curr_state, SPI_start)
00151 begin
        if rst = '0' then
00152
             next_state <= (others => '0');
00153
00154
         else
00155
              case curr_state is
00156
00157
                  when IDLE =>
                      if SPI_start = '1' then
00158
00159
                          next_state <= OUTPUT_B31;</pre>
00160
                       else
00161
                          next_state <= IDLE;</pre>
00162
                      end if;
00163
00164 --
                  when OUTPUT_DATA =>
00165 --
                    if count < 7 then
00166 --
                           --next_state <= TX_COMPLETE;
```

```
00167 --
                            next state <= OUTPUT DATA;
00168 --
                       else
00169 --
                           next state <= TX COMPLETE;
00170 --
                            --next_state <= OUTPUT_DATA;
00171 --
                       end if:
00172
                   when OUTPUT B31 =>
00173
                       next_state <= OUTPUT_B30;</pre>
00174
00175
                   when OUTPUT_B30 =>
                      next_state <= OUTPUT_B29;</pre>
00176
00177
                   when OUTPUT_B29 =>
                       next_state <= OUTPUT_B28;</pre>
00178
                   when OUTPUT_B28 =>
00179
                      next_state <= OUTPUT_B27;</pre>
00180
                   when OUTPUT_B27 =>
00181
                       next state <= OUTPUT B26;
00182
00183
                   when OUTPUT_B26 =>
                       next_state <= OUTPUT_B25;</pre>
00184
00185
                   when OUTPUT_B25 =>
                       next_state <= OUTPUT_B24;</pre>
00186
00187
                   when OUTPUT_B24 =>
00188
                       next_state <= OUTPUT_B23;</pre>
00189
                   when OUTPUT_B23 =>
                       next_state <= OUTPUT_B22;</pre>
00190
00191
                   when OUTPUT_B22 =>
00192
                       next_state <= OUTPUT_B21;</pre>
00193
                   when OUTPUT_B21 =>
00194
                       next_state <= OUTPUT_B20;</pre>
00195
                   when OUTPUT_B20 =>
00196
                       next_state <= OUTPUT_B19;</pre>
00197
                   when OUTPUT_B19 =>
00198
                       next_state <= OUTPUT_B18;</pre>
00199
                   when OUTPUT_B18 =>
00200
                       next_state <= OUTPUT_B17;</pre>
00201
                   when OUTPUT_B17 =>
00202
                       next_state <= OUTPUT_B16;</pre>
00203
                   when OUTPUT_B16 =>
00204
                       next_state <= OUTPUT_B15;</pre>
00205
                   when OUTPUT_B15 =>
00206
                       next_state <= OUTPUT_B14;</pre>
00207
                   when OUTPUT_B14 =>
00208
                       next_state <= OUTPUT_B13;</pre>
                   when OUTPUT_B13 =>
00209
00210
                       next_state <= OUTPUT_B12;</pre>
00211
                   when OUTPUT_B12 =>
00212
                       next_state <= OUTPUT_B11;</pre>
                   when OUTPUT_B11 =>
00213
                       next_state <= OUTPUT_B10;</pre>
00214
00215
                   when OUTPUT_B10 =>
00216
                       next_state <= OUTPUT_B9;</pre>
                   when OUTPUT_B9 =>
00217
00218
                       next_state <= OUTPUT_B8;</pre>
00219
                   when OUTPUT_B8 =>
                       next_state <= OUTPUT_B7;</pre>
00220
00221
                   when OUTPUT_B7 =>
                       next_state <= OUTPUT_B6;</pre>
00222
                   when OUTPUT_B6 =>
00223
                       next state <= OUTPUT B5;
00224
                   when OUTPUT B5 =>
00225
                      next_state <= OUTPUT_B4;</pre>
00226
00227
                   when OUTPUT_B4 =>
                      next_state <= OUTPUT_B3;</pre>
00228
                   when OUTPUT_B3 =>
00229
                      next_state <= OUTPUT_B2;</pre>
00230
                   when OUTPUT B2 =>
00231
                       next state <= OUTPUT B1;
00232
00233
                   when OUTPUT B1 =>
00234
                       next_state <= OUTPUT_B0;</pre>
00235
                   when OUTPUT B0 =>
                       next_state <= TX_COMPLETE;</pre>
00236
00237
00238
                   when TX_COMPLETE =>
                      --if SPI_start = '0' then
00239
00240
                           next_state <= IDLE;</pre>
00241
                       --else
00242
                        -- next_state <= TX_COMPLETE;
00243
                       --end if;
00244
00245
                   when others =>
```

SPI_pkg.vhd

```
00001 -----
00002 -- Company:
00003 -- Engineer:
                     KDB
00004 --
00005 -- Create Date:
00006 -- Design Name:
00007 -- Module Name:
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 --
00014 --
00015 -- Dependencies:
00016 --
00017 -- Revision:
00019 -- Additional Comments:
00020 --
00021 ----
00022 library IEEE;
00023 use IEEE.STD_LOGIC_1164.ALL;
00024 use IEEE.numeric_std.all;
00025 -- use IEEE.STD LOGIC ARITH.ALL:
00026 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00027
00028 package SPI_pkg is
00029
00030
                                              : STD_LOGIC_VECTOR(7 downto 0) := x"00";
00031 constant IDLE
00032 -- constant OUTPUT DATA
                                          : STD_LOGIC_VECTOR(7 downto 0) := x"01";
                                           : STD_LOGIC_VECTOR(7 downto 0) := x"01";
00033 constant OUTPUT B31
00034 constant OUTPUT_B30
                                            : STD_LOGIC_VECTOR(7 downto 0) := x"02";
                                           : STD_LOGIC_VECTOR(7 downto 0) := x"03";
00035 constant OUTPUT B29
00036 constant OUTPUT B28
                                           : STD_LOGIC_VECTOR(7 downto 0) := x"04";
                                           : STD_LOGIC_VECTOR(7 downto 0) := x"05";
00037 constant OUTPUT B27
                                           : STD_LOGIC_VECTOR(7 downto 0) := x"06";
00038 constant OUTPUT B26
                                           : STD_LOGIC_VECTOR(7 downto 0) := x"07";
00039 constant OUTPUT B25
                                           : STD_LOGIC_VECTOR(7 downto 0) := x"08";
00040 constant OUTPUT B24
                                           : STD_LOGIC_VECTOR(7 downto 0) := x"09";
00041 constant OUTPUT B23
                                           : STD_LOGIC_VECTOR(7 downto 0) := x"10";
00042 constant OUTPUT_B22
00043 constant OUTPUT B21
                                           : STD_LOGIC_VECTOR(7 downto 0) := x"11";
                                           : STD_LOGIC_VECTOR(7 downto 0) := x"12";
00044 constant OUTPUT_B20
00045 constant OUTPUT B19
                                           : STD LOGIC VECTOR(7 downto 0) := x"13";
00046 constant OUTPUT_B18
                                           : STD_LOGIC_VECTOR(7 downto 0) := x"14";
                                           : STD_LOGIC_VECTOR(7 downto 0) := x"15";
00047 constant OUTPUT B17
                                           : STD_LOGIC_VECTOR(7 downto 0) := x"16";
00048 constant OUTPUT_B16
00049 constant OUTPUT_B15
                                           : STD_LOGIC_VECTOR(7 downto 0) := x"17";
00050 constant OUTPUT_B14
                                           : STD_LOGIC_VECTOR(7 downto 0) := x"18";
00051 constant OUTPUT_B13
                                           : STD_LOGIC_VECTOR(7 downto 0) := x"19";
00052 constant OUTPUT_B12
                                           : STD_LOGIC_VECTOR(7 downto 0) := x"1A";
00053 constant OUTPUT_B11
                                           : STD_LOGIC_VECTOR(7 downto 0) := x"1B";
00054 constant OUTPUT_B10
                                            : STD_LOGIC_VECTOR(7 downto 0) := x"1C";
00055 constant OUTPUT_B9
                                         : STD_LOGIC_VECTOR(7 downto 0) := x"1D";
00056 constant OUTPUT_B8
                                             : STD_LOGIC_VECTOR(7 downto 0) := x"1E";
00057 constant OUTPUT_B7
                                         : STD_LOGIC_VECTOR(7 downto 0) := x"1F";
00058 constant OUTPUT_B6
                                            : STD_LOGIC_VECTOR(7 downto 0) := x"20";
00059 constant OUTPUT_B5
                                             : STD_LOGIC_VECTOR(7 downto 0) := x"21";
00060 constant OUTPUT_B4
                                             : STD_LOGIC_VECTOR(7 downto 0) := x"22";
00061 constant OUTPUT_B3
                                             : STD_LOGIC_VECTOR(7 downto 0) := x"23";
00062 constant OUTPUT_B2
                                             : STD_LOGIC_VECTOR(7 downto 0) := x"24";
00063 constant OUTPUT_B1
                                         : STD_LOGIC_VECTOR(7 downto 0) := x"25";
```

```
: STD LOGIC VECTOR(7 downto 0) := x"26";
00064 constant OUTPUT B0
00065 constant TX_COMPLETE
                                               : STD_LOGIC_VECTOR(7 downto 0) := x"FF";
00066
00067 constant INIT_FLAG
                                             : integer := 32;
00068
00069 constant B31 FLAG
                                                    : integer := 31;
                                                   : integer := 30;
00070 constant B30 FLAG
                                                    : integer := 29;
00071 constant B29 FLAG
00072 constant B28_FLAG
                                                    : integer := 28;
00073 constant B27 FLAG
                                                   : integer := 27;
00074 constant B26_FLAG
                                                   : integer := 26;
00075 constant B25 FLAG
                                                    : integer := 25;
00076 constant B24_FLAG
                                                   : integer := 24;
00077 constant B23_FLAG
                                                   : integer := 23;
00078 constant B22_FLAG
                                                   : integer := 22;
00079 constant B21_FLAG
                                                   : integer := 21;
                                                   : integer := 20;
00080 constant B20_FLAG
                                                   : integer := 19;
00081 constant B19 FLAG
00082 constant B18 FLAG
                                                   : integer := 18;
00083 constant B17 FLAG
                                                   : integer := 17;
00084 constant B16 FLAG
                                                   : integer := 16;
                                                   : integer := 15;
00085 constant B15_FLAG
                                                   : integer := 14;
00086 constant B14_FLAG
                                                   : integer := 13;
00087 constant B13 FLAG
                                                   : integer := 12;
00088 constant B12_FLAG
00089 constant B11 FLAG
                                                   : integer := 11;
00090 constant B10_FLAG
                                                   : integer := 10;
00091 constant B9 FLAG
                                               : integer := 9;
00092 constant B8_FLAG
                                               : integer := 8;
00093 constant B7_FLAG
                                                : integer := 7;
00094 constant B6_FLAG
                                               : integer := 6;
00095 constant B5_FLAG
                                                : integer := 5;
00096 constant B4_FLAG
                                                : integer := 4;
00097 constant B3_FLAG
                                                : integer := 3;
00098 constant B2_FLAG
                                               : integer := 2;
00099 constant B1_FLAG
                                                : integer := 1;
00100 constant BO_FLAG
                                               : integer := 0;
00102 --constant OUTPUT_FLAG
                                                   : integer := 1;
00103 constant DONE_FLAG
                                              : integer := 33;
00105 --type inter_31 is array (0 to 30) of STD_LOGIC_VECTOR(15 downto 0);
00105 --type inter_31 is array (0 to 30, of 515_Bosto_vBeton(15 acrites 0,, 00106 --constant inter_31_array : inter_31 := (x"7303", x"6277", x"396D", x"0C47", x"EECE", 00107 -- x"E926", x"F521", x"04BB", x"0C3A", x"08D3",
                                                                  x"0000", x"F98C", x"F97E", x"F530", x"02F4", x"044B", x"0226", x"F98B", x"F886", x"F888", x"0000", x"0134", x"0128", x"004E", x"F788", x"F75B", x"F75B", x"0046", x"005B", x"0046",
00108 --
00109 --
00110 --
00111 --
                                                                  x"0000");
00112 --
00113
00114 end SPI_pkg;
00115
00116
00117 package body SPI_pkg is
00119 end SPI_pkg;
00120
```

Synch_Slave_FIFO.vhd

```
00002 -- Company:
00003 -- Engineer:
00004 --
00005 -- Create Date:
                        09:58:29 01/13/2012
00006 -- Design Name:
00007 -- Module Name:
                        Synch_Slave_FIFO - Behavioral
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 -- Dependencies:
00014 --
00015 -- Revision:
```

```
00016 -- Revision 0.01 - File Created
00017 -- Additional Comments:
00018 --
00019 ----
00020 library IEEE;
00021 use IEEE.STD LOGIC 1164.ALL;
00022 use IEEE.numeric_std.all;
00023 -- use IEEE.STD LOGIC ARITH.ALL:
00024 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00025
00026
00027 use work.Synch_Slave_FIFO_pkg.all;
00028
00029 entity Synch_Slave_FIFO is
                   : in STD_LOGIC; reset
00030 Port ( Clk
00031 res
                                       : in STD_LOGIC;
                                                                                                   -- Module
     reset (active low)
                   FIFOADDR_in : in STD_LOGIC_VECTOR (1 downto 0); -- Selects
00032
     endpoint
00033
      -- Cypress Synchronous Slave FIFO IO
Data : out STD_LOGIC
PktEnd : out STD_LOGIC;
FlagR
00034
                                          : out STD_LOGIC_VECTOR (7 downto 0); -- Parallel data bus
00035
00036
00037
                FlagB
                                          : in STD_LOGIC;
                                                                                                 -- Indicates the
     Cypress FIFOs are full (active low)
      SLRD
SLWR
00038
                                          : out STD_LOGIC;
                                          : out STD_LOGIC;
: out STD_LOGIC;
00039
00040
                SLOE
00041
               FIFOADDR
                                         : out STD_LOGIC_VECTOR (1 downto 0);
00042
00043
                    -- USB_FIFO signals
                  FIFO_DOUT
                                  : in SIL_
: out STD_LOGIC;
00044
                                             : in STD_LOGIC_VECTOR (7 downto 0);
                  FIFO_RD_CLK
00045
                  FIFO_RD_CLK : out STD_LOGIC;
FIFO_EMPTY : in STD_LOGIC;
FIFO_ALMOST_EMPTY : in STD_LOGIC;
00046
00047
00048
00049
                  FIFO_PROG_EMPTY
                                          : in STD_LOGIC;
00050
                  -- Debug Outputs
FlagB_out
00051
                                          : out STD_LOGIC;
00052
                                                                                                 -- Debug output of
     Cypress FIFO full flag
00053 idle_out );
                                        : out STD_LOGIC
00055 end Synch_Slave_FIFO;
00058 -- Synch_Slave_FIFO Behavioral
00059 ---
00060 architecture Behavioral of Synch_Slave_FIFO is
00061
00062
                                               : STD_LOGIC_VECTOR(5 downto 0);
         signal async flags
                                                  : STD_LOGIC_VECTOR(9 downto 0);
00063
         signal count
00064
00065
00066
         -- Synch_Slave_FIFO_states Component
00067
00068
         component Synch_Slave_FIFO_states
          Port (
00069
               : in STD_LOGIC
: in STD_LOGIC;
USB_Full_Flag : in STD_LOGIC;
FIFO_EMPTY : in STD_LOGIC;
FIFO_PROG_EMPTY : in STD_LOGIC;
count : in STD_LOGIC;
async_flags
00070
                                              : in STD_LOGIC;
00071
00072
                                              : in STD_LOGIC;
00073
00074
00075
                                                  : in STD_LOGIC_VECTOR(9 downto 0);
00076
                                              : out STD_LOGIC_VECTOR(5 downto 0)
00077
                                                                                            --flags to
  enable functions
00078 );
00079
          end component;
08000
00081 begin
00082
00083
00084 -----
00085 -- Cypress Synch Slave FIFO IO
00086 ----
      SLOE <= '1';
FIFOADDR <= FIFOADDR_in;
SLRD <= '1';
00087
00088
                 <= '<u>1</u>';
00089
```

```
00090
        Data <= FIH
PktEnd <= '1';
                      <= FIFO DOUT;
00091
00092
00093
        -- SLWR Process
00094
        process(Clk, reset)
00095
        begin
           if reset = '0' then
00096
               SLWR <= '1';
00097
00098
            elsif rising_edge(Clk) then
             if async_flags(SET_SLWR_FLAG) = '1' then SLWR <= '0';
00099
00100
00101
                else
                   SLWR <= '1';
00102
               end if;
00103
           end if:
00104
        end process;
00105
00106
00107 ---
00108 -- USB FIFO TO
00109 ---
00110
        FIFO_RD_CLK <= Clk;
00111
00112
        -- FIFO_RD_EN Process
00113
        process(Clk, reset)
00114
            if reset = '0' then
00115
              FIFO_RD_EN <= '0';
00116
00117
            elsif rising_edge(Clk) then
00118
             if async_flags(SET_RD_EN_FLAG) = '1' then
00119
                   FIFO_RD_EN <= '1';
00120
00121
                   FIFO_RD_EN <= '0';
00122
              end if;
          end if;
00123
00124
      end process;
00125
00126
00127 ----
00128 -- Debug IO
00129 -----
      FlagB_out <= FlagB;
idle_out <= async_flags(IDLE_FLAG);</pre>
00130
00131
00132
00133
00134 --
00135 ----- Synch_Slave_FIFO_states -----
00137
00138 states : Synch_Slave_FIFO_states
00139 port map(
00140
       clk
                                      => Clk,
00141
        rst_n
                                    => reset,
        USB_Full_Flag
00142
                                    => FlagB,
00143
        FIFO_EMPTY
                                       => FIFO_EMPTY,
00144
        FIFO_ALMOST_EMPTY
                                    => FIFO_ALMOST_EMPTY,
                                     => FIFO_PROG_EMPTY,
        FIFO_PROG_EMPTY
00145
00146
                                        => count.
        count
        async_flags
                                      => async_flags
00147
00148
        );
00149
00150
00151 -----
00152 ----- Counter -----
00153 -----
00154
00155 -- count
00156 process(Clk, reset)
00157 begin
00158 if reset = '0' then
           count <= (others => '0');
00159
      elsif rising_edge(Clk) then
00160
        if async_flags(INC_COUNT_FLAG) = '1' then
00161
00162
               count <= count + 1;</pre>
           elsif async_flags(IDLE_FLAG) = '1' then count <= "00" & x"00";
00163
00164
           end if;
00165
00166
        end if:
00167 end process;
00168
```

```
00169 end Behavioral; 00170
```

Synch_Slave_FIFO_main_states.vhd

```
00001 ---
00002 -- Company:
00003 -- Engineer:
00004 --
00005 -- Create Date:
00006 -- Design Name:
00007 -- Module Name:
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 --
00014 --
00015 -- Dependencies:
00016 --
00017 -- Revision:
00019 -- Additional Comments:
00020 --
00021 ---
00022 library IEEE;
00023 use IEEE.STD_LOGIC_1164.ALL;
00024 use IEEE.numeric_std.all;
00025 --use IEEE.STD_LOGIC_ARITH.ALL;
00026 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00028 use work.Synch_Slave_FIFO_pkg.all;
00029
00030 ---- Uncomment the following library declaration if instantiating
00031 ---- any Xilinx primitives in this code.
00032 library UNISIM:
00033 use UNISIM.VComponents.all;
00034
00035 entity Synch_Slave_FIFO_states is
00036 Port ( clk
                                            : in STD_LOGIC;
                  00037
                  rst n
00038
                                                                            --start S.M. into motion
                  USB_Full_Flag
                                             : in STD_LOGIC;
00039
00040
                  FIFO EMPTY
                                                  : in STD_LOGIC;
                  FIFO_ALMOST_EMPTY : in STD_LOGIC;
FIFO_PROG_EMPTY : in STD_LOGIC;
COUNT : in STD_LOGIC;
00041
00042
                                                  : in STD_LOGIC_VECTOR(9 downto 0);
00043
                  count
                                                : out STD_LOGIC_VECTOR(5 downto 0) --flags to enable
00044
                  async_flags
functions 00045
                  );
00046 end Synch_Slave_FIFO_states;
00047
00048 architecture Behavioral of Synch_Slave_FIFO_states is
00049
00050
              --Control signals
00051
00052 signal curr_state : std_logic_vector(7 downto 0) := IDLE; -- FSM current state 00053 signal next_state : std_logic_vector(7 downto 0) := IDLE; -- FSM next state
00054
00055 begin
00056 -----
00057
           -- synchronous part of state machine here
00058 data_in_latch: process(clk, rst_n)
00059 begin
00060 if rst_n = '0' then
00061
             curr_state <= (others => '0');
00062
       elsif rising_edge(clk) then
00063
              curr_state <= next_state;</pre>
00063 cu:
00064 end if;
00065 end process;
00066
               - async part of state machine to set function flags
00068 Synch_Slave_FIFO_state: process(rst_n, curr_state)
00069 begin
```

```
00070
         if rst n = '0' then
00071
             async_flags <= (others => '0');
00072
00073
             async_flags <= (others => '0');
00074
              case curr_state is
00075
                  when IDLE =>
                      async_flags(IDLE_FLAG) <= '1';</pre>
00076
                                                                 -- init
00077
00078
                  when USB 1 =>
                      async_flags(SET_RD_EN_FLAG) <= '1';</pre>
00079
08000
00081
00082
                  when USB_2 =>
                       if count = 15 then
00083
                           --async_flags(SET_RD_EN_FLAG) <= '1';
00084
                           async_flags(SET_SLWR_FLAG) <= '1';</pre>
00085
                           async_flags(SET_DATA_FLAG) <= '1';
00086
                           async_flags(INC_COUNT_FLAG) <= '1';</pre>
00087
                       elsif count = 14 then
    --async_flags(SET_RD_EN_FLAG) <= '1';</pre>
00088 --
00089 --
00090 --
                           \verb|async_flags(SET_SLWR_FLAG)| <= '1';
                           async_flags(SET_DATA_FLAG) <= '1';
00091 --
                           async_flags(INC_COUNT_FLAG) <= '1';
00092 --
00093
                       else
00094
                          async_flags(SET_RD_EN_FLAG) <= '1';</pre>
                           async_flags(SET_SLWR_FLAG) <= '1';</pre>
00095
                           async_flags(SET_DATA_FLAG) <= '1';
00096
00097
                           async_flags(INC_COUNT_FLAG) <= '1';</pre>
00098
                       end if;
00099
00100
00101
00102
00103
                  when FINISH =>
00104
                     async_flags(DONE_FLAG) <= '1';</pre>
                                                                 -- done flag
00105
                  when others =>
00106
                      async_flags <= (others => '0');
00107
              end case;
       end if;
00108
00109 end process;
         -- Synch_Slave_FIFO state machine
00112 Synch_Slave_FIFO_asynch_state: process(rst_n,
      curr_state, count, USB_Full_Flag, FIFO_EMPTY,
      FIFO_ALMOST_EMPTY, FIFO_PROG_EMPTY)
00113 begin
       if rst_n = '0' then
00115
             next_state <= (others => '0');
00116
00117
              case curr_state is
00118
              when IDLE =>
                       if USB_Full_Flag = '1' and FIFO_PROG_EMPTY = '0' then
00119
00120
                          next_state <= USB_1;</pre>
00121
                       else
00122
                         next_state <= IDLE;</pre>
00123
                       end if:
00124
                  when USB_1 =>
00125
                      next_state <= USB_2;</pre>
00126
00127
                  when USB 2 =>
00128
                     if count = 15 then
00129
                           next_state <= FINISH;</pre>
00130
00131
                       else
00132
                          next_state <= USB_2;</pre>
                      end if;
00133
00134
00135
                  when FINISH =>
00136
                      next_state <= IDLE;</pre>
                  when OTHERS =>
00137
                      next_state <= IDLE;</pre>
00138
00139
             end case;
00140
        end if;
00141 end process;
00142
00143
00144 end Behavioral;
00145
```

Synch_Slave_FIFO_pkg.vhd

```
00002 -- Company:
00002 -- Engineer:
                       KDB
00004 --
00005 -- Create Date:
00006 -- Design Name:
00007 -- Module Name:
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 --
00014 --
00015 -- Dependencies:
00016 --
00017 -- Revision:
00018 --
00019 -- Additional Comments:
00020 --
00021 ----
00022 library IEEE;
00023 use IEEE.STD_LOGIC_1164.ALL;
00024 use IEEE.numeric_std.all;
00025 --use IEEE.STD_LOGIC_ARITH.ALL;
00026 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00027
00028 package Synch_Slave_FIFO_pkg is
00029
00030
00031 constant IDLE
                                                             : STD_LOGIC_VECTOR(7 downto 0) := x"00";
00032
00033 constant USB_1
                                                            : STD_LOGIC_VECTOR(7 downto 0) := x"10";
00034 constant USB_2
                                                            : STD_LOGIC_VECTOR(7 downto 0) := x"11";
00035
00036
00037
00038
00039
00040 constant FINISH
                                                           : STD LOGIC VECTOR(7 downto 0) := x"FF";
00041
00042
00043
00044 constant IDLE_FLAG
                                                        : integer := 0;
00045
00046 constant SET_SLWR_FLAG
                                                        : integer := 1;
00047 constant SET_DATA_FLAG
                                                        : integer := 2;
                                                           : integer := 3;
00048 constant SET_RD_EN_FLAG
                                                           : integer := 4;
00049 constant INC COUNT FLAG
00050
00051 constant DONE_FLAG
                                                        : integer := 5;
00052
00053
00054
00055 end Synch_Slave_FIFO_pkg;
00056
00057 package body Synch_Slave_FIFO_pkg is
00058
00059 end Synch_Slave_FIFO_pkg;
00060
00061
```

TX_Module.vhd

```
00001 ------
00002 -- Company:
00003 -- Engineer:
00004 --
00005 -- Create Date: 19:44:35 01/27/2012
00006 -- Design Name:
00007 -- Module Name: ADC_Module - Behavioral
00008 -- Project Name:
```

```
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
00012 --
00013 -- Dependencies:
00014 --
00015 -- Revision:
00016 -- Revision 0.01 - File Created
00017 -- Additional Comments:
00018 --
00019 -----
00020 library IEEE;
00021 use IEEE.STD_LOGIC_1164.ALL;
00022 use IEEE.STD_LOGIC_ARITH.ALL;
00023 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00024
00025 ---- Uncomment the following library declaration if instantiating
00026 ---- any Xilinx primitives in this code.
00027 --library UNISIM;
00028 --use UNISIM.VComponents.all;
00029
00030 use work.TX_Module_pkg.all;
00031
00032 entity TX_Module is
00033 Port ( clk
                                         : in STD_LOGIC;
                                         : in STD_LOGIC;
00034
                 reset
                                            : out STD_LOGIC;
: out STD_LOGIC;
00035
                     TX
00036
                     TX_led
00037
00038
                     -- TX_FIFO Signals
                                             : in STD_LOGIC_VECTOR (7 downto 0);
00039
                     FIFO_DOUT
                                  : in STD_LC: out STD_LOGIC; in STD_LOGIC
00040
                     FIFO_RD_EN
00041
                     FIFO_EMPTY
00042
                     );
00043 end TX_Module;
00044
00045 architecture Behavioral of TX_Module is
00046
00047 signal async_flags
                                            : STD_LOGIC_VECTOR(5 downto 0);
00048 signal count
                                               : STD_LOGIC_VECTOR(7 downto 0);
00049
00050
00051
00052 component TX_Module_states
00053 Port ( clk
                                             : in STD_LOGIC;
                                              : in STD_LOGIC;
00054
                  rst_n
                                                 : in STD_LOGIC;
00055
                  FIFO_EMPTY
                 count
async_flags
                                                   : in STD_LOGIC_VECTOR(7 downto 0);
00056
                                                : out STD_LOGIC_VECTOR(5 downto 0) --flags to enable
00057
     functions
00059 end component;
00060
00061 begin
00062
00063 TX_led <= not async_flags(IDLE_FLAG);
00064
00065 -- TX
00066 process(clk, reset)
00067 begin
00068 if reset = '0' then
00069
             TX <= '1';
         elsif rising_edge(clk) then
00070
             if async_flags(START_BIT_FLAG) = '1' then
00071
              TX <='0';
elsif async_flags(SEND_BYTE_FLAG) = '1' then
00072
00073
00074
                  case count is
                      when x"00" =>
00075
                                                    TX <= FIFO_DOUT(0);
TX <= FIFO_DOUT(1);</pre>
                       when x"01" =>
00076
                       when x"02" =>
                                                   TX <= FIFO_DOUT(2);
TX <= FIFO_DOUT(3);
00077
                       when x"03" =>
00078
                       when x"04" =>
                                                   TX <= FIFO_DOUT(4);
TX <= FIFO_DOUT(5);
00079
                       when x"05" =>
00080
                       when x"06" =>
                                                    TX <= FIFO_DOUT(6);
00081
                      when x"07" =>
                                                    TX <= FIFO_DOUT(7);
00082
00083
                      when OTHERS =>
00084
                  end case;
              elsif async_flags(END_BIT_FLAG) = '1' then
TX <= '1';</pre>
00085
00086
```

```
00087 else
00088 TX <=
00089 end if;
00090 end if;
              TX <= '1';
00091 end process;
00092
00093 -- FIFO_RD_EN
00094 process(clk, reset)
00095 begin
00096 if reset = '0' then
         FIFO_RD_EN <= '0';
00097
       elsif rising_edge(clk) then
00098
       if async_flags(RD_EN_FLAG) = '1' then
    FIFO_RD_EN <= '1';</pre>
00099
00100
00101
            else
              FIFO_RD_EN <= '0';
         Firo end if;
00102
00103
      end if;
00104
00105 end process;
00106
00107
00108
00109
00110
00111
00112 -----
00113 ----- TX_Module_states -----
00114 -----
00115
00116 states : TX_Module_states
00117 port map(
00118
      clk
                                        => clk,
00119
        rst_n
                                      => FIFO_EMPTY,
=> count,
00120
        FIFO_EMPTY
00121
        count
00122
         async_flags
                                        => async_flags
00123
00124
00128
00129 -- count
00130 process(clk, reset)
00131 begin
00132 if reset = '0' then
            count <= (others => '0');
      elsif rising_edge(clk) then
if async_flags(INC_COUNT_FLAG) = '1' then
00134
00135
00136
                count <= count + 1;</pre>
          elsif async_flags(IDLE_FLAG) = '1' then
00137
                count <= x"00";
00138
           elsif async_flags(END_BIT_FLAG) = '1' then
00139
00140
        end if;
                count <= x"00";
00141
        end if;
00142
00143 end process;
00144
00145
00146 end Behavioral;
00147
```

TX_Module_main_states.vhd

```
00001 -------
00002 -- Company:
00003 -- Engineer: KDB
00004 --
00005 -- Create Date:
00006 -- Design Name:
00007 -- Module Name:
00008 -- Project Name:
00009 -- Target Devices:
00010 -- Tool versions:
00011 -- Description:
```

```
00012 --
00013 --
00014 --
00015 -- Dependencies:
00016 --
00017 -- Revision:
00018 --
00019 -- Additional Comments:
00020 --
00021 -----
00022 library IEEE;
00023 use IEEE.STD_LOGIC_1164.ALL;
00024 use IEEE.numeric_std.all;
00025 --use IEEE.STD_LOGIC_ARITH.ALL; 00026 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00027
00028 use work.TX_Module_pkg.all;
00029
00030 ---- Uncomment the following library declaration if instantiating
00031 ---- any Xilinx primitives in this code.
00032 library UNISIM;
00033 use UNISIM.VComponents.all;
00034
00035 entity TX_Module_states is
00036 Port ( clk
                                             : in STD_LOGIC;
                                             : in STD_LOGIC;
00037
                                                 : in STD_LOGIC;
00038
                  FIFO_EMPTY
00039
                  count
                                                    : in STD_LOGIC_VECTOR(7 downto 0);
00040
                  async_flags
                                                : out STD_LOGIC_VECTOR(5 downto 0) --flags to enable
     functions
00041
00042 end TX_Module_states;
00043
00044 architecture Behavioral of TX_Module_states is
00045
00046
              --Control signals
00047
00048 signal curr_state : std_logic_vector(7 downto 0) := IDLE; -- FSM current state 00049 signal next_state : std_logic_vector(7 downto 0) := IDLE; -- FSM next state
00050
00051 begin
00052 -----
             -- synchronous part of state machine here
00054 data_in_latch: process(clk, rst_n)
00055 begin
00056 if rst_n = '0' then
             curr_state <= (others => '0');
00058
        elsif rising_edge(clk) then
       curr_state <= next_state;
end if;</pre>
00059
00060
00061 end process;
00062
00063
              -- async part of state machine to set function flags
00064 TX_Module_state: process(rst_n, curr_state)
00065 begin
00066 if rst_n = '0' then
              async_flags <= (others => '0');
00067
00068
       else
00069
             async_flags <= (others => '0');
00070
              case curr_state is
00071
00072
                  when IDLE =>
                      async_flags(IDLE_FLAG) <= '1';</pre>
00073
                                                                -- init
00074
                  when START_BIT =>
00075
                     async_flags(START_BIT_FLAG) <= '1';</pre>
00076
00077
00078
                  when SEND_BYTE =>
                      async_flags(SEND_BYTE_FLAG) <= '1';</pre>
00079
                       async_flags(INC_COUNT_FLAG) <= '1';</pre>
08000
00081
00082
                  when END_BIT =>
00083
                      async_flags(END_BIT_FLAG) <= '1';</pre>
00084
00085
                  when INC_FIFO =>
00086
                      async_flags(RD_EN_FLAG) <= '1';
00087
88000
                   when INTER_BYTE_DELAY =>
00089
                      async_flags(INC_COUNT_FLAG) <= '1';</pre>
```

```
00090
00091
                 when FINISH =>
00092
                    --async_flags(DONE_FLAG) <= '1';
                                                                -- done flag
00093
                 when others =>
00094
                     async_flags <= (others => '0');
00095
             end case;
         end if;
00096
00097 end process;
00098 -----
            -- TX_Module state machine
00099
00101 begin
        if rst_n = '0' then
00102
             next_state <= IDLE;</pre>
00103
00104
00105
             case curr_state is
00106
             when IDLE =>
                     if FIFO_EMPTY = '0' then
00107
00108
                         next_state <= START_BIT;</pre>
00109
00110
                        next_state <= IDLE;</pre>
                     end if;
00111
00112
00113
                 when START_BIT =>
                     next_state <= SEND_BYTE;</pre>
00114
00115
00116
                 when SEND_BYTE =>
00117
                    if count = 7 then
00118
                         next_state <= END_BIT;</pre>
00119
00120
                         next_state <= SEND_BYTE;</pre>
00121
                     end if;
00122
00123
                 when END_BIT =>
00124
                     next_state <= INC_FIFO;</pre>
00125
00126
                 when INC_FIFO =>
00127
                     next_state <= INTER_BYTE_DELAY;</pre>
00128
00129
                  when INTER_BYTE_DELAY =>
00130
                    if count = 10 then
00131
                         next_state <= FINISH;</pre>
00133
                        next_state <= INTER_BYTE_DELAY;</pre>
00134
                     end if;
                 when FINISH =>
00136
00137
                        next_state <= IDLE;</pre>
00138
                 when OTHERS =>
00139
00140
                    next_state <= IDLE;</pre>
00141
             end case:
00142
       end if;
00143 end process;
00144
00145
00146 end Behavioral:
00147
00148
```

TX_Module_pkg.vhd

```
00013 --
00014 --
00015 --
00016 -- Dependencies:
00017 --
00018 -- Revision:
00019 -- Revision 0.01 - File Created
00020 -- Additional Comments:
00021 --
00022 -----
00023 library IEEE;
00024 use IEEE.STD_LOGIC_1164.ALL;
00025 use IEEE.numeric_std.all;
00026 --use IEEE.STD_LOGIC_ARITH.ALL;
00027 use IEEE.STD_LOGIC_UNSIGNED.ALL;
00028
00029 package TX_Module_pkg is
00030
00031
00032 constant IDLE
                                                            : STD_LOGIC_VECTOR(7 downto 0) := x"00";
00033
00034 constant START_BIT
                                                       : STD_LOGIC_VECTOR(7 downto 0) := x"01";
                                                          : STD_LOGIC_VECTOR(7 downto 0) := x"02";
00035 constant SEND_BYTE
00036 constant END_BIT
                                                            : STD_LOGIC_VECTOR(7 downto 0) := x"03";
00037 constant INC_FIFO
                                                            : STD_LOGIC_VECTOR(7 downto 0) := x"04";
00038 constant INTER_BYTE_DELAY
                                                       : STD_LOGIC_VECTOR(7 downto 0) := x"05";
00039
00040 constant FINISH
                                                         : STD_LOGIC_VECTOR(7 downto 0) := x"FF";
00041
00042
00043
00044 constant IDLE_FLAG
                                                       : integer := 0;
00045
00046 constant START_BIT_FLAG
                                                          : integer := 1;
00047 constant SEND_BYTE_FLAG
                                                         : integer := 2;
00048 constant INC_COUNT_FLAG
                                                          : integer := 3;
00049 constant END_BIT_FLAG
                                                        : integer := 4;
00050 constant RD_EN_FLAG
                                                         : integer := 5;
00051
00052 --constant DONE_FLAG
                                                            : integer := 6;
00054
00056 end TX_Module_pkg;
00058 package body TX_Module_pkg is
00060 end TX_Module_pkg;
00061
00062
```

UART_behavioural_model.vhd

```
00001 ----- package ---
00002
00003 library IEEE;
00004 use IEEE.std_logic_1164.all;
00005
00006 package UART_behavioural_model is
00007
00008
00009 -- The signal that is to be driven by this model...
00010 -- Inputs to control how to send one character:procedure {\tt UART\_tx} (
00011
00012 signal tx_line: out std_logic;
00014 data: in std_logic_vector; -- usually 8 bits
00015 baud_rate:in integer -- e.g. 9600
00016);
00017
00018 end package UART_behavioural_model;
00019
00020
                                        ---- package body ---
00022 package body UART_behavioural_model is
```

```
00023
00024
00025 -- The signal that is to be driven by this model...
00026 -- Inputs to control how to send one character:procedure UART_tx (
00027
00028 signal tx_line: out std_logic;
00029
00030 data: in std_logic_vector; -- usually 8 bits
00031 baud_rate:in integer -- e.g. 9600
00032 ) is
00033
00034 constant bit_time: time := 1 sec / baud_rate;
00035
00036 begin
00037
00038 -- Send the start bit
00039 tx_line <= '0';
00040 wait for bit_time;
00041
{\tt 00042} -- Send the data bits, least significant first
00043 for i in data'reverse_range loop
00044 tx_line <= data(i);
00045 wait for bit_time;
00046 end loop;
00047
00048 -- Send the stop bit 00049 tx_line <= '1';
00050 wait for bit_time;
00051
00052 end; -- procedure UART_tx
00053
00054 end package body UART_behavioural_model;
```

Appendix H

Data Acquisition and Stimulation - Code

Channels.cs

```
using System;
using System.Collections.Generic;
using System.Linq;
using System.Text;
using System.ComponentModel;
namespace Data_Acq_and_Stim_Control_Center
 * Channels class
  contains configuration information for channels
    public class Channels : INotifyPropertyChanged
       private string _channel;
       private string _waveform_file;
       private string _mode;
private string _sw1;
       private string _sw2;
       private string _sw3;
       private string _sw4;
       public event PropertyChangedEventHandler PropertyChanged;
        public Channels(string channel, string waveform_file, string mode)
           _channel = channel;
           _waveform_file = waveform_file;
           _mode = mode;
if (mode == "Stimulation")
               _sw1 = "On";
               _sw2 = "On";
               _sw3 = "On";
               _sw4 = "On";
           }
           else
           {
               _sw1 = "Off";
               _sw2 = "Off";
               _sw3 = "Off";
               _sw4 = "Off";
           }
       }
       public string channel
           get { return _channel; }
           set
           {
                _channel = value;
               this.NotifyPropertyChanged("channel");
       }
        public string waveform_file
           get { return _waveform_file; }
           set
           {
                _waveform_file = value;
               this.NotifyPropertyChanged("waveform_file");
       }
        public string mode
           get { return _mode; }
           set
                _mode = value;
               this.NotifyPropertyChanged("mode");
       }
```

```
public string sw1
            get { return _sw1; }
set
            {
                 _sw1 = value;
this.NotifyPropertyChanged("sw1");
        }
        public string sw2
            get { return _sw2; }
            set
            {
                 _sw2 = value;
this.NotifyPropertyChanged("sw2");
        }
        public string sw3
            get { return _sw3; }
            set
            {
                  _sw3 = value;
                 this.NotifyPropertyChanged("sw3");
        }
        public string sw4
            get { return _sw4; }
            set
            {
                  _sw4 = value;
                 this.NotifyPropertyChanged("sw4");
            }
        }
        private void NotifyPropertyChanged(string name)
             if (PropertyChanged != null)
                 PropertyChanged(this, new PropertyChangedEventArgs(name));
        }
    }
}
```

CypressDataAcq.cs

This code was derived from Cypress Streamer 3.4.7.0 available in CySuiteUSB.

FPGA_Commands.cs

```
using System;
using System.Collections.Generic;
using System.Linq;
using System.Text;
using System.Threading;
using System.IO;
namespace Data_Acq_and_Stim_Control_Center
    public class FPGA_Commands
        public RS232_Communication RS232_Com;
        public FPGA_Commands()
            RS232_Com = new RS232_Communication();
        }
        public void FPGA_SetConfig(Byte Channel, Byte Config)
            byte length_h = 0x00;
            byte length_1 = 0x07;
            byte checksum = 0x00;
            // Build Message
            byte[] msg = new byte[] { 0x5A, 0x01, length_h, length_l, Channel, Config, checksum };
            // Calculate Checksum
            for (int j = 0; j < msg.Length - 1; j++)
            {
                checksum += msg[j];
            msg[msg.Length - 1] = checksum;
            // Send Message
            RS232_Com.SendData(msg);
        }
        public void FPGA_GetConfig(Byte Channel)
            Byte length_h = 0x00;
            Byte length_1 = 0x06;
            Byte checksum = 0x00;
            // Build Message
            byte[] msg = new byte[] { 0x5A, 0x02, length_h, length_l, Channel, checksum };
            // Calculate Checksum
            for (int j = 0; j < msg.Length - 1; j++)
                checksum += msg[j];
            msg[msg.Length - 1] = checksum;
            // Send Message
            RS232_Com.SendData(msg);
        }
        public void FPGA_SetWaveform(Byte Channel, string Filename)
            List<Byte> wave_data = new List<Byte>();
                using (StreamReader sr = new StreamReader(Filename))
                    String line;
                    String[] split_str = new String[2];
                    while ((line = sr.ReadLine()) != null)
                    {
                        //this.Dispatcher.Invoke(DispatcherPriority.Normal, (Action)(() =>
                        //{
```

```
// textBox1.AppendText(line + "\r\n");
                //}));
                split_str = line.Split(',');
string temp1 = split_str[0].Substring(0, 2);
                string temp2 = split_str[0].Substring(2, 2);
                string temp3 = split_str[1].Substring(0, 2);
                string temp4 = split_str[1].Substring(2, 2);
                wave_data.Add(Convert.ToByte((ToNibble(temp1[0]) << 4) + ToNibble(temp1[1])));</pre>
                wave_data.Add(Convert.ToByte((ToNibble(temp2[0]) << 4) + ToNibble(temp2[1])));</pre>
                wave_data.Add(Convert.ToByte((ToNibble(temp3[0]) << 4) + ToNibble(temp3[1])));</pre>
                wave_data.Add(Convert.ToByte((ToNibble(temp4[0]) << 4) + ToNibble(temp4[1])));</pre>
                //port.WriteLine();
            }
        byte[] newarray = wave_data.ToArray();
        byte[] msg_buf = new byte[7 + wave_data.Count];
        msg_buf[0] = 0x5A;
                                                                          // Start Byte
        msg_buf[1] = 0x05;
                                                                          // MSG_ID
                                                                          // Length_High
        msg_buf[2] = 0x00;
        msg buf[3] = Convert.ToByte(7 + wave data.Count);
                                                                          // Length Low
                                                                          // Channel
        msg_buf[4] = Channel;
        msg_buf[5] = Convert.ToByte(wave_data.Count / 4);
                                                                          // Samples
        newarray.CopyTo(msg_buf, 6);
        msg_buf[msg_buf[3] - 1] = 0xFF;
        // Send Message
        RS232_Com.SendData(msg_buf);
    catch { }
}
public void FPGA_GetWaveform(Byte Channel)
    byte length_h = 0x00;
    byte length_1 = 0x06;
    //byte channel = Convert.ToByte(setWaveChan_CB.SelectedIndex + 1);
    byte checksum = 0x00;
    // Build Message
    byte[] msg_buf = new byte[] { 0x5A, 0x06, length_h, length_1, Channel, checksum };
    // Calculate Checksum
    for (int j = 0; j < msg_buf.Length - 1; j++)
        checksum += msg_buf[j];
    msg_buf[msg_buf.Length - 1] = checksum;
    // Send Message
    RS232 Com.SendData(msg buf);
}
public void FPGA_StartAcquisition()
    // Adding call to start cypress acquisition
    //MainWindow.CypressDA.Start_Cypress_Acq();
    //Start_Cypress_Acq();
    // Temporary Start Acq
    byte[] temp_start_msg = new byte[] { 0x5A, 0x01, 0x00, 0x07, 0x01, 0x9F, 0xFF };
    // Send command
    RS232_Com.SendData(temp_start_msg);
}
public void FPGA_EndAcquisition()
    // Adding call to stop cypress acquisition
    //MainWindow.CypressDA.Stop_Cypress_Acq();
    //Stop_Cypress_Acq();
    // Temporary Start Acq
    byte[] temp_end_msg = new byte[] { 0x5A, 0x01, 0x00, 0x07, 0x01, 0x1F, 0xFF };
    // Send command
```

```
}
        public void FPGA_StartMultiStim(Byte Channel)
             byte length_h = 0x00;
             byte length_1 = 0x07;
             byte continuous = Channel;
             byte checksum = 0x00;
             // Build Message
             byte[] msg = new byte[] { 0x5A, 0x07, length_h, length_l, Channel, continuous, checksum };
             // Calculate Checksum
             for (int j = 0; j < msg.Length - 1; j++)
             {
                 checksum += msg[j];
             msg[msg.Length - 1] = checksum;
             // Send Message
             RS232_Com.SendData(msg);
        }
        public void FPGA_EndMuliStim()
             byte length_h = 0x00;
             byte length_1 = 0x07;
             byte channel = 0x00;
             byte continuous = 0x00;
             byte checksum = 0x00;
             // Build Message
             byte[] msg = new byte[] { 0x5A, 0x07, length_h, length_l, channel, continuous, checksum };
             // Calculate Checksum
             for (int j = 0; j < msg.Length - 1; j++)</pre>
             {
                  checksum += msg[j];
             msg[msg.Length - 1] = checksum;
             // Send Message
             RS232_Com.SendData(msg);
        }
        public void FPGA_SingleStim(Byte Channel)
             byte length_h = 0x00;
             byte length_1 = 0x07;
             byte continuous = 0x00;
             byte checksum = 0x00;
             // Build Message
             byte[] msg = new byte[] { 0x5A, 0x07, length_h, length_l, Channel, continuous, checksum };
             // Calculate Checksum
             for (int j = 0; j < msg.Length - 1; j++)</pre>
             {
                 checksum += msg[j];
             msg[msg.Length - 1] = checksum;
             // Send Message
             RS232_Com.SendData(msg);
        }
        private byte ToNibble(char c)
            if ('0' <= c && c <= '9') { return Convert.ToByte(c - '0'); }
else if ('a' <= c && c <= 'f') { return Convert.ToByte(c - 'a' + 10); }
else if ('A' <= c && c <= 'F') { return Convert.ToByte(c - 'A' + 10); }</pre>
             else
                 throw new ArgumentException(String.Format("Character '{0}' cannot be translated to a hexadecimal
value because it is not one of 0,1,2,3,4,5,6,7,8,9,a,b,c,d,e,f,A,B,C,D,E,F", c));
        }
    }
```

RS232_Com.SendData(temp_end_msg);

}

Graphing.cs

```
using System;
using System.Collections.Generic;
using System.Linq;
using System.Text;
using System.Collections;
using System.Windows;
using System.IO;
using System.ComponentModel;
namespace Data_Acq_and_Stim_Control_Center
    public class Graphing : INotifyPropertyChanged
        #region graphing globals
        public List<int> SupportedNumSamples = new List<int>();
        //static int NUM CHANNELS GRAPH = 8;
        static int NUM_PACKETS = 65536;
        //static int NUM_SAMPLES_DISPLAYED = 32768 / 4;
        static int previous_view = 0;
        Double time_from_start = 0;
        Double prev_time_calc = 0;
        //GraphingData Channel1 Data = new GraphingData();
        public List<GraphingData> GraphData = new List<GraphingData>();
        #endregion
        private int _SamplesPerView;
        public int SamplesPerView
            get { return _SamplesPerView; }
            set
            {
                 SamplesPerView = value;
                this.NotifyPropertyChanged("SamplesPerView");
            }
        }
        private int _TotalViews;
        public int TotalViews
            get { return _TotalViews; }
            set
            {
                 _TotalViews = value;
                this.NotifyPropertyChanged("TotalViews");
        }
        private int _CurrentView;
        public int CurrentView
            get { return _CurrentView; }
            set
            {
                _CurrentView = value;
                this.NotifyPropertyChanged("CurrentView");
            }
        }
        private int _ChannelsToGraph;
        public int ChannelsToGraph
            get { return _ChannelsToGraph; }
            set
            {
                 _ChannelsToGraph = value;
                this.NotifyPropertyChanged("ChannelsToGraph");
```

```
}
        public event PropertyChangedEventHandler PropertyChanged;
        private void NotifyPropertyChanged(string name)
             if (PropertyChanged != null)
                 PropertyChanged(this, new PropertyChangedEventArgs(name));
        }
        #region graphing code
        public Graphing()
            SupportedNumSamples.Add(512);
             SupportedNumSamples.Add(1024);
             SupportedNumSamples.Add(2048);
            SupportedNumSamples.Add(4096);
            SupportedNumSamples.Add(8192);
            SupportedNumSamples.Add(16384);
        }
        public void LoadFile()
            Stream myStream = null;
             Int16 val;
            UInt32 time_offset;
             //Int16[] channel = new Int16[NUM_CHANNELS];
             Double time_calc;
            int pos = 0;
            string packet_display = "";
            Int32 buffer_loc = 0;
            Double SampleCount = 0;
             // Show the dialog and get result.
            Microsoft.Win32.OpenFileDialog openFileDialog1 = new Microsoft.Win32.OpenFileDialog();
            bool? result = openFileDialog1.ShowDialog();
            if (result == true) // Test result.
                 if ((myStream = openFileDialog1.OpenFile()) != null)
                     foreach (GraphingData data in GraphData)
                     {
                         data.Channel_AllData.Collection.Clear();
                     //textBox1.AppendText(openFileDialog1.FileName + " Opened Successfully! File Size: " +
myStream.Length + "\r\n"); // <-- For debugging use only.
                     //myStream.Length
                     byte[] buffer = new byte[myStream.Length];
// buffer_loc += 32 * NUM_PACKETS;
                     while (buffer_loc < myStream.Length)</pre>
                         //myStream.Read(buffer,
                         myStream.Read(buffer, 0, NUM_PACKETS);
                         byte[] packet = new byte[32];
                         while (pos < NUM_PACKETS)</pre>
                         {
                              // packet_display = "";
                              Array.Copy(buffer, pos, packet, 0, 32);
                              /*for (int i = 0; i < 32; i++)
                                  packet[i] = buffer[i + pos];
                                  //textBox1.AppendText(packet[i].ToString("X") + " ");
//packet_display += packet[i].ToString("X") + " ";
                             }*/
```

```
val = BitConverter.ToInt16(packet, 0);
                              time_offset = BitConverter.ToUInt32(packet, 2);
                              time_calc = time_offset * .00000002;
                              if (SampleCount == 0)
                              {
                                  time_from_start = time_calc;
                                  prev_time_calc = time_calc;
                              else if (time_calc < prev_time_calc)</pre>
                              {
                                  time_from_start += (4294967296 * .00000002 - prev_time_calc) + time_calc;
                                  prev_time_calc = time_calc;
                              }
                              else
                              {
                                  time_from_start += time_calc - prev_time_calc;
                                  prev_time_calc = time_calc;
                              //textBox1.AppendText("\r\nTimeOffset: " + time_calc.ToString("00.000000"));
// packet_display += "\r\nTimeOffset: " + time_calc.ToString("00.000000");
                              for (int i = 0; i < ChannelsToGraph; i++)</pre>
                                  Int16 raw_voltage = BitConverter.ToInt16(packet, 7 + i * 3);
//textBox1.AppendText("\tChannel" + i.ToString() + ": " + (channel[i] / 32768.0
* 5.0).ToString("0.000") + "V\t");
                                  // packet_display += "\tChannel" + i.ToString() + ": " + (channel[i] / 32768.0 *
5.0).ToString("0.000") + "V\t";
                                  if (raw_voltage == 0) { raw_voltage = 1; }
                                  Point p1 = new Point(time from start, raw voltage / 32768.0 * 10.0);
                                  GraphData[i].Channel_AllData.Collection.Add(p1);
                              //textBox1.AppendText(packet_display + "\r\n\r\n");
                              //Point p1 = new Point(time_from_start, channel[0] / 32768.0 * 5.0);
                              //Point p1 = new Point(SampleCount, channel[0] / 32768.0 * 5.0);
                              //Point p1 = new Point(SampleCount, SampleCount);
                              //Channel1_Data.AppendAsync(Dispatcher, p1);
                              //Channel1_Data.Channel_AllData.Collection.Add(p1);
                              //Channel1 Data.Collection.Add(p1);
                              // Thread.Sleep(5);
                              pos += 32;
                              SampleCount++;
                              //plotter.Viewport.FitToView();
                          }
                          buffer loc += NUM PACKETS;
                          pos = 0:
                          if (buffer_loc > myStream.Length)
                          }
                     }
                 myStream.Close();
                 //System.Text.Encoding.
                 /*foreach (Channels temp in Graph_DataGrid.SelectedItems)
                      string channel_name = temp.channel;
                      string[] split = channel_name.Split(' ');
                     int index = Convert.ToInt16(split[1]) - 1;
                     Point[] AllPoints = GraphData[index].Channel_AllData.Collection.ToArray();
                     Point[] GraphPoints = new Point[NUM_SAMPLES_DISPLAYED];
                     Array.Copy(AllPoints, AllPoints.Length - NUM_SAMPLES_DISPLAYED, GraphPoints, 0,
NUM_SAMPLES_DISPLAYED);
                     {\tt GraphData[index].Channel\_GraphData.Collection.AddMany(GraphPoints);}
                 //plotter.Children.RemoveAll<LineGraph>();
                 //foreach (GraphingData data in GraphData)
```

```
plotter.AddLineGraph(data.Channel_GraphData);
                 //data.SetAllPointArray();
                 // }
                 //Graph_DataGrid.SelectedIndex = 0;
                 //chan1Points = Channel1_Data.Channel_AllData.Collection.ToArray();
                 // Point[] points = new Point[NUM_SAMPLES_DISPLAYED];
                 //Array.Copy(chan1Points, chan1Points.Length - NUM_SAMPLES_DISPLAYED, points, 0,
NUM_SAMPLES_DISPLAYED);
                 // Channel1_Data.Channel_GraphData.Collection.AddMany(points);
                // Chammel__bata.Channel_graphData, 2, "Data row 1");
//plotter.AddLineGraph(Channel1_Data, 2, "Data row 1");
            }
        }
        //private void Graph DataGrid SelectionChanged(object sender, SelectionChangedEventArgs e)
        //{
        //
              int selected view = Convert.ToInt16(slider1.Value);
              plotter.Children.RemoveAll<LineGraph>();
        11
        11
              foreach (GraphingData data in GraphData)
        //
        //
                   data.Channel_GraphData.Collection.Clear();
        11
        //
              foreach (Channels temp in Graph DataGrid.SelectedItems)
        //
        11
                   string channel_name = temp.channel;
                   string[] split = channel_name.Split(' ');
        //
                   int index = Convert.ToInt16(split[1]) - 1;
        11
        //
                   Point[] AllPoints = GraphData[index].Channel_AllData.Collection.ToArray();
        //
                   Point[] GraphPoints = new Point[NUM_SAMPLES_DISPLAYED];
                   Array.Copy(AllPoints, selected_view * NUM_SAMPLES_DISPLAYED, GraphPoints, 0,
NUM_SAMPLES_DISPLAYED);
                   //GraphData[index].Channel_GraphData.Collection.Clear();
        11
                  GraphData[index].Channel_GraphData.AppendMany(GraphPoints);
        //
                   plotter.AddLineGraph(GraphData[index].Channel_GraphData, 1, temp.channel);
        //
        //
              plotter.FitToView();
        //}
        //private void slider1_ValueChanged(object sender, RoutedPropertyChangedEventArgs<double> e)
        //{
              int selected_view = Convert.ToInt16(slider1.Value);
        //
              ViewSelect_TextBox.Text = Convert.ToInt16(slider1.Value).ToString();
        //
        //
              if (selected_view != previous_view)
        //
        //
                   // chan1Points = Channel1_Data.Collection.ToArray();
                   //Point[] points = new Point[NUM_SAMPLES_DISPLAYED];
        //
                   //Array.Copy(chan1Points, selected_view * NUM_SAMPLES_DISPLAYED, points, 0,
        11
NUM SAMPLES DISPLAYED);
                   //channel1_Data.Channel_GraphData.Collection.Clear();
//Channel1_Data.Channel_GraphData.AppendMany(points);
        11
        //
        //
                   foreach (GraphingData data in GraphData)
        11
                  {
                       data.Channel_GraphData.Collection.Clear();
        //
        //
                   foreach (Channels temp in Graph_DataGrid.SelectedItems)
        //
        //
                       string channel_name = temp.channel;
                       string[] split = channel_name.Split(' ');
        //
                       int index = Convert.ToInt16(split[1]) - 1;
        11
                       Point[] AllPoints = GraphData[index].Channel_AllData.Collection.ToArray();
                       Point[] GraphPoints = new Point[NUM_SAMPLES_DISPLAYED];
```

GraphingData.cs

MainWindow.xaml

```
<Window x:Class="Data_Acq_and_Stim_Control_Center.MainWindow"</pre>
        xmlns="http://schemas.microsoft.com/winfx/2006/xaml/presentation"
        xmlns:x="http://schemas.microsoft.com/winfx/2006/xaml"
        xmlns:col="clr-namespace:System.Collections;assembly=mscorlib"
        xmlns:sys="clr-namespace:System;assembly=mscorlib"
        xmlns:d3="http://research.microsoft.com/DynamicDataDisplay/1.0"
        Title="MainWindow" Height="768" Width="1024" Closing="Window_Closing">
    <Grid>
        <Grid.RowDefinitions>
            <RowDefinition Height="265" />
            <RowDefinition Height="247*" />
            <RowDefinition Height="Auto" />
        </Grid.RowDefinitions>
        <Grid.ColumnDefinitions>
            <ColumnDefinition Width="257" />
            <ColumnDefinition Width="497*" />
            <ColumnDefinition Width="307" />
        </Grid.ColumnDefinitions>
        <GroupBox Header="Channel Configuration" HorizontalAlignment="Stretch" Name="groupBox1"</pre>
VerticalAlignment="Stretch" Grid.Row="0" Grid.Column="1">
<DataGrid.Columns>
                     <DataGridTextColumn Header="Channel #" Binding="{Binding Path=channel}"</pre>
IsReadOnly="True"></DataGridTextColumn>
                     <DataGridTextColumn Header="Waveform File" Binding="{Binding</pre>
Path=waveform_file}"></DataGridTextColumn>
                    <DataGridComboBoxColumn Header="Mode" SelectedItemBinding="{Binding Path=mode}">
                         <DataGridComboBoxColumn.ItemsSource>
                             <col:ArravList>
                                 <sys:String>Acquisition</sys:String>
                                 <sys:String>Stimulation</sys:String>
                             </col:ArrayList>
                         </DataGridComboBoxColumn.ItemsSource>
                     </DataGridComboBoxColumn>
                     <DataGridComboBoxColumn Header="Switch 1" SelectedItemBinding="{Binding Path=sw1}" >
                         <DataGridComboBoxColumn.ItemsSource>
                             <col:ArrayList>
                                 <sys:String>On</sys:String>
                                 <sys:String>Off</sys:String>
                             </col:ArrayList>
                         </DataGridComboBoxColumn.ItemsSource>
                     </DataGridComboBoxColumn>
                    <DataGridComboBoxColumn Header="Switch 2" SelectedItemBinding="{Binding Path=sw2}">
                         <DataGridComboBoxColumn.ItemsSource>
                             <col:ArrayList>
                                 <sys:String>On</sys:String>
                                 <sys:String>Off</sys:String>
                             </col:ArravList>
                         </DataGridComboBoxColumn.ItemsSource>
                     </DataGridComboBoxColumn>
                    <DataGridComboBoxColumn Header="Switch 3" SelectedItemBinding="{Binding Path=sw3}">
                         <DataGridComboBoxColumn.ItemsSource>
                             <col:ArrayList>
                                 <sys:String>On</sys:String>
                                 <sys:String>Off</sys:String>
                             </col:ArrayList>
                         </DataGridComboBoxColumn.ItemsSource>
                     </DataGridComboBoxColumn>
                    <DataGridComboBoxColumn Header="Switch 4" SelectedItemBinding="{Binding Path=sw4}">
                         <DataGridComboBoxColumn.ItemsSource>
                             <col:ArrayList>
                                 <sys:String>On</sys:String>
                                 <sys:String>Off</sys:String>
                             </col:ArrayList>
                         </DataGridComboBoxColumn.ItemsSource>
                     </DataGridComboBoxColumn>

<
            </GroupBox>
```

```
<GroupBox Header="Setup" HorizontalAlignment="Stretch" Name="groupBox2" VerticalAlignment="Stretch"</pre>
Grid.Row="0" Grid.Column="0">
          <Grid>
              <!-- <Grid.ColumnDefinitions>
                  <ColumnDefinition/>
                  <ColumnDefinition/>
              </Grid.ColumnDefinitions>
              <Grid.RowDefinitions>
                  <RowDefinition />
                  <RowDefinition />
                  <RowDefinition />
                  <RowDefinition />
                  <RowDefinition />
              </Grid.RowDefinitions>-->
              <Label Content="Active Channels" Height="29" Name="label1" Width="96"</pre>
Width="58" SelectionChanged="channels_CB_SelectionChanged" Margin="179,29,8,0">
                  <ComboBoxItem>1</ComboBoxItem>
                  <ComboBoxItem>2</ComboBoxItem>
                  <ComboBoxItem>3</ComboBoxItem>
                  <ComboBoxItem>4</ComboBoxItem>
                  <ComboBoxItem>5</ComboBoxItem>
                  <ComboBoxItem>6</ComboBoxItem>
                  <ComboBoxTtem>7/ComboBoxTtem>
                  <ComboBoxItem>8</ComboBoxItem>
              </ComboBox>
              <Label Content="COM Port" Height="29" Name="label2" Width="96" HorizontalAlignment="Center"</pre>
VerticalAlignment="Top" Margin="6,0,144,0" />
              <Button Content="Send Configuration to FPGA" Height="23" HorizontalAlignment="Center"</pre>
Name="SendConfig_Button" VerticalAlignment="Top" Width="183" Click="SendConfig_Button_Click"
Margin="30,124,32,0" />
              <ComboBox ItemsSource="{Binding}" Height="23" HorizontalAlignment="Center" Name="com CB"</pre>
VerticalAlignment="Top" Width="58" SelectionChanged="com CB SelectionChanged" Margin="179,3,8,0">
                  <!--<ComboBoxItem>COM3</ComboBoxItem>
                  <ComboBoxItem>COM4</ComboBoxItem>-->
              </ComboBox>
SButton Content="Start Acquisition" Height="23" HorizontalAlignment="Center" Name="acq_button"
VerticalAlignment="Top" Width="182" Click="acq_button_Click" Margin="30,152,33,0" />
              <Button Content="Set Waveform" Height="23" HorizontalAlignment="Center" Name="setWave_button"</pre>
VerticalAlignment="Top" Width="91" Click="setWave_button_Click" Margin="122,95,32,0" />
<ComboBox Height="23" HorizontalAlignment="Center" Name="setWaveChan_CB"
VerticalAlignment="Center" Width="120" Margin="117,58,8,161" />
Margin="6,55,0,0" Name="label8" VerticalAlignment="Top" />
<Button Content="End Multi-Stim" Height="23" HorizontalAlignment="Left" Margin="122,184,0,0"</pre>
Name="EndMuliStim Button" VerticalAlignment="Top" Width="90" Click="EndMuliStim Button Click" />
              <Button Content="Single Stim" Height="23" HorizontalAlignment="Left" Margin="30,211,0,0"</pre>
Name="SingleStim_Button" VerticalAlignment="Top" Width="182" Click="SingleStim_Button_Click" />
           </Grid>
       </GroupBox>
       <TabControl Grid.Column="2" HorizontalAlignment="Stretch" Name="tabControl1" VerticalAlignment="Stretch"
           <TabItem Header="Cypress USB Controls" Name="tabItem1">
              <Grid>
                  <Label Content="Endpoint....." Height="28" HorizontalAlignment="Left" Margin="6,9,0,0"</pre>
Name="label3" VerticalAlignment="Top" Width="74"/>
                  <ComboBox Height="23" HorizontalAlignment="Left" Margin="86,11,0,0" Name="EndPointsComboBox"</pre>
VerticalAlignment="Top" Width="120">
                     <ComboBoxItem>1</ComboBoxItem>
                     <ComboBoxItem>2</ComboBoxItem>
                     <ComboBoxItem>4</ComboBoxItem>
                     <ComboBoxItem>8</ComboBoxItem>
                      <ComboBoxItem>16</ComboBoxItem>
                      <ComboBoxItem>32</ComboBoxItem>
                      <ComboBoxItem>64</ComboBoxItem>
                      <ComboBoxItem>128</ComboBoxItem>
                  </ComboBox>
```

```
<Label Content="Xfers to Queue" Height="28" HorizontalAlignment="Left" Margin="6,77,0,0"</pre>
VerticalAlignment="Top" Width="120">
                     <ComboBoxItem>1</ComboBoxItem>
                     <ComboBoxItem>2</ComboBoxItem>
                     <ComboBoxItem>4</ComboBoxItem>
                      <ComboBoxTtem>8/ComboBoxTtem>
                     <ComboBoxTtem>16/ComboBoxTtem>
                      <ComboBoxItem>32</ComboBoxItem>
                      <ComboBoxItem>64</ComboBoxItem>
                      <ComboBoxItem>128</ComboBoxItem>
                  </ComboBox>
                  <Label Content="Successes" Height="28" HorizontalAlignment="Left" Margin="6,117,0,0"</pre>
Name="label6" VerticalAlignment="Top" />
                  <Label Content="Failures" Height="28" HorizontalAlignment="Left" Margin="151,117,0,0"</pre>
VerticalAlignment="Top" Width="71" />
                  TextBox Height="23" HorizontalAlignment="Left" Margin="207,120,0,0" Name="FailuresBox"
VerticalAlignment="Top" Width="71" />
                  <GroupBox Header="Throughput (KB/s)" Height="63" HorizontalAlignment="Left"</pre>
Margin="6,153,0,0" Name="groupBox5" VerticalAlignment="Top" Width="283">
                     <Grid>
                         <ProgressBar Height="10" HorizontalAlignment="Left" Margin="6,8,0,0"</pre>
Name="ThroughputLabel" VerticalAlignment="Top" Width="128" HorizontalContentAlignment="Center" />
                      </Grid>
                  </GroupBox>
              </Grid>
           </TabItem>
           <TabItem Header="Scripting" Name="tabItem2">
              <Grid>
                  <Grid.RowDefinitions>
                     <RowDefinition Height="186*" />
                     <RowDefinition Height="47*" />
                  </Grid.RowDefinitions>
                  <TextBox Text="{Binding Path=ScriptText}" HorizontalAlignment="Stretch"
Name="script_Textbox" VerticalAlignment="Stretch" AcceptsReturn="True" AcceptsTab="True'
VerticalScrollBarVisibility="Auto" TextWrapping="Wrap"/>
                  <Button Content="Run Script" Grid.Row="1" Height="23" HorizontalAlignment="Center"</pre>
Name="RunScript Button" VerticalAlignment="Center" Width="75" Click="RunScript Button Click"
Margin="107,12,115,12" />
                  <Button Content="Load Script" Grid.Row="1" Height="23" HorizontalAlignment="Left"</pre>
Name="SaveAsScript_Button" VerticalAlignment="Center" Width="84" Margin="0,12" Click="SaveAsScript_Button_Click"
/>
              </Grid>
           </TabItem>
       </TabControl>
       <TabControl Grid.Row="1" Grid.Column="0" Grid.ColumnSpan="3" HorizontalAlignment="Stretch"
Name="tabControl2" VerticalAlignment="Stretch" >
          <Tabltem Header="RS232 Communication Log" Name="RS232_Tab">
              <Grid>
                  <DataGrid HorizontalAlignment="Stretch" Name="dataGrid_Comm" VerticalAlignment="Stretch"</pre>
AutoGenerateColumns="False" CanUserSortColumns="False" FrozenColumnCount="3" VerticalGridLinesBrush="Gray"
HorizontalGridLinesBrush="Gray" Focusable="False" RowHeaderWidth="0" FontSize="12" Background="#FFF2EFEF
GridLinesVisibility="All" >
                     <DataGrid.ContextMenu>
                         <ContextMenu>
                             <MenuItem Header="Clear Communication Log" Name="clearContext"</pre>
Click="clearContext_Click" />
                         </ContextMenu>
                      </DataGrid.ContextMenu>
                      <DataGrid.Resources>
                         <Style TargetType="{x:Type DataGridCell}">
                             <Style.Triggers>
                                <Trigger Property="DataGridCell.IsSelected" Value="True">
                                    <Setter Property="Background" Value="Black" />
                                    <Setter Property="BorderBrush" Value="Black" />
                                </Trigger>
                             </Style.Triggers>
                             <Setter Property="Template">
                                <Setter.Value>
                                    <ControlTemplate TargetType="{x:Type DataGridCell}">
                                        <Border Name="DataGridCellBorder">
```

```
<ContentControl Content="{TemplateBinding Content}">
                                                  <ContentControl.ContentTemplate>
                                                     <DataTemplate>
                                                         <TextBlock Background="#FFF2EFEF"
TextWrapping="WrapWithOverflow" TextTrimming="CharacterEllipsis"
                              Height="auto" Width="auto" Text="{Binding Text}" Foreground="Black" />
                                                     </DataTemplate>
                                                  </ContentControl.ContentTemplate>
                                              </ContentControl>
                                          </Border>
                                      </ControlTemplate>
                                  </Setter.Value>
                              </Setter>
                           </Style>
                       </DataGrid.Resources>
                       <DataGrid.Columns>
                           <DataGridTextColumn Header="Timestamp" Binding="{Binding Path=Timestamp}"</pre>
IsReadOnly="True" Width="200">
                           </DataGridTextColumn>
                           <DataGridTextColumn Header="Send" Binding="{Binding Path=Send}" IsReadOnly="True"</pre>
Width="*"></DataGridTextColumn>
                           <DataGridTextColumn Header="Receive" Binding="{Binding Path=Receive}"</pre>
IsReadOnly="True" Width="*"></DataGridTextColumn>
                       </DataGrid.Columns>
                   </DataGrid>
               </Grids
           </Tabltem>
           <TabItem Header="Graphing" Name="Graphing_Tab">
                   <Grid.ColumnDefinitions>
                       <ColumnDefinition Width="700*" />
                       <ColumnDefinition Width="164" />
                       <ColumnDefinition Width="164" />
                       <ColumnDefinition Width="150" />
                   </Grid.ColumnDefinitions>
                   <Grid.RowDefinitions>
                       <RowDefinition Height="182*" />
                       <RowDefinition Height="33" />
                   </Grid.RowDefinitions>
                   <d3:ChartPlotter Grid.ColumnSpan="3" Name="plotter" Margin="1,1,1,1">
                   </d3:ChartPlotter>
HorizontalAlignment="Center" Name="Output_CSV_Button" VerticalAlignment="Center" Width="70"
Click="Output CSV Button Click" Margin="0,0,70,0" />
                   <Slider Grid.Row="1" HorizontalAlignment="Stretch" Name="slider1" VerticalAlignment="Center"</pre>
VerticalScrollBarVisibility="Auto" HorizontalScrollBarVisibility="Auto" IsReadOnly="True" Grid.Row="1"
Grid.Column="1" Margin="0,6,9,0" Width="83" />
                   <Label Content="NumSamples" Grid.Column="1" Grid.Row="1" Height="28"</pre>
HorizontalAlignment="Stretch" Name="Graph_DataGrid" VerticalAlignment="Stretch"
HorizontalGridLinesBrush="White" Foreground="Black" CanUserResizeColumns="False" CanUserReorderColumns="False"
CanUserResizeRows="False" CanUserSortColumns="False" IsReadOnly="True" VerticalGridLinesBrush="White"
HorizontalScrollBarVisibility="Disabled" VerticalScrollBarVisibility="Auto" RowHeaderWidth="0" Margin="1,1,1,1"
SelectionChanged="Graph_DataGrid_SelectionChanged">
                       <DataGrid.Columns>
                           <DataGridTextColumn Header="Select Channels to Graph" Binding="{Binding</pre>
Path=channel}" IsReadOnly="True" Width="150"></DataGridTextColumn>
                       </DataGrid.Columns>
                   <ComboBox Grid.Column="2" Grid.Row="1" Height="23" HorizontalAlignment="Left"</pre>
Margin="81,5,0,0" Name="NumSamples_CB" VerticalAlignment="Top" Width="81"
SelectionChanged="NumSamples_CB_SelectionChanged" />
               </Grid>
            </TabItem>
        </TabControl>
```

MainWindows.xaml.cs

```
using System;
using System.Collections.Generic;
using System.Linq;
using System.Text;
using System.Windows;
using System.Windows.Controls;
using System.Windows.Data;
using System.Windows.Documents;
using System.Windows.Input;
using System.Windows.Media;
using System.Windows.Media.Imaging;
using System.Windows.Navigation;
using System.Windows.Shapes;
using System.IO;
using System.Windows.Forms;
using System.Threading;
using System.ComponentModel;
using System.Windows.Threading;
using CyUSB;
using Microsoft.Research.DynamicDataDisplay;
using Microsoft.Research.DynamicDataDisplay.DataSources;
namespace Data_Acq_and_Stim_Control_Center
    /// <summary>
    /// Interaction logic for MainWindow.xaml
    /// </summary>
    public partial class MainWindow : Window
        int NUM_CHANNELS;
        Scripting script;
        public static FPGA_Commands fpga_control;
        string[] theSerialPortNames;
        BindingList<Channels> Channel_List = new BindingList<Channels>();
        CypressDataAcq CypressDA;
        Graphing graph;
        int previous_graph_view = 0;
        public MainWindow()
            InitializeComponent();
            script = new Scripting();
            fpga_control = new FPGA_Commands();
            graph = new Graphing();
            CypressDA = new CypressDataAcq();
            dataGrid_Comm.ItemsSource = fpga_control.RS232_Com.ComLog;
            channels_CB.SelectedIndex = 7;
            theSerialPortNames = System.IO.Ports.SerialPort.GetPortNames();
            com_CB.DataContext = theSerialPortNames;
            this.Title = "Data Acquisition and Stimlation Control Center - Version 0.1";
            dataGrid1.ItemsSource = Channel List;
            com_CB.SelectedIndex = 1;
            setWaveChan_CB.ItemsSource = Channel_List;
            setWaveChan_CB.DisplayMemberPath = "channel";
            setWaveChan_CB.SelectedIndex = 0;
            fpga_control.RS232_Com.ComLog.ListChanged += new
System.ComponentModel.ListChangedEventHandler(Comm_Log_Changed);
            script_Textbox.DataContext = script;
            EndPointsComboBox.ItemsSource = CypressDA.EndpointList;
            if (EndPointsComboBox.Items.Count > 0)
                EndPointsComboBox.SelectedIndex = 0;
```

```
AcqStatus.DataContext = CypressDA;
         NumSamples_CB.ItemsSource = graph.SupportedNumSamples;
         NumSamples CB.SelectedIndex = 0;
         Graph DataGrid.ItemsSource = Channel List:
         //script.StartAcquisitionEvent += script_StartAcqHandler;
         //script.EndAcquisitionEvent += script_EndAcqHandler;
         script.Register(t => ScriptHandler(t));
     private void ScriptHandler(String str)
         if (str == "StartAcquisition") { acq_triggered(); }
         else if (str == "EndAcquisition") { acq_triggered(); }
     }
     //private void script_StartAcqHandler(object sender, EventArgs e)
     //{
     //
           acq button Click(this, new RoutedEventArgs());
     11
          //CypressDA.Start_Cypress_Acq();
     //}
      //private void script_EndAcqHandler(object sender, EventArgs e)
     //{
      //
           acq_button_Click(this, new RoutedEventArgs());
      //
           //CypressDA.Stop_Cypress_Acq();
     //}
     #region Config Events
                        dataGrid1 BeginningEdit Event Handler
* Launches OpenFileDialog when attempting to change waveform_file
     private void dataGrid1_BeginningEdit(object sender, DataGridBeginningEditEventArgs e)
         if (dataGrid1.CurrentCell.Column.DisplayIndex == 1)
         {
             System.Windows.Forms.OpenFileDialog fd = new System.Windows.Forms.OpenFileDialog();
            fd.ShowDialog();
            if (fd.FileName != "") { Channel_List[dataGrid1.SelectedIndex].waveform_file = fd.FileName; }
         }
     }
      * Number of Channels Combo Box Event Handler
      * Update NUM CHANNELS from combo box and calls Update Channel List
     private\ void\ channels\_CB\_SelectionChanged(object\ sender,\ SelectionChangedEventArgs\ e)
         NUM_CHANNELS = Convert.ToInt16(channels_CB.SelectedIndex.ToString()) + 1;
         Update_Channel_List();
         graph.ChannelsToGraph = NUM_CHANNELS;
     }
      * Number of Channels Combo Box Event Handler
      * Update NUM_CHANNELS from combo box and calls Update_Channel_List
     private void com_CB_SelectionChanged(object sender, SelectionChangedEventArgs e)
         fpga_control.RS232_Com.PortName = theSerialPortNames[com_CB.SelectedIndex];
         fpga_control.RS232_Com.Init_Port();
     }
      * Update_Channel_List
      * Modifies the bindinglist used for storing channel configuration by adding or removing channels
      * until the Channel_List count equals NUM_CHANNELS
                                   private void Update_Channel_List()
```

```
while (Channel_List.Count != NUM_CHANNELS)
                if (Channel_List.Count > NUM_CHANNELS)
                {
                    Channel List.RemoveAt(Channel List.Count - 1);
                    graph.GraphData.RemoveAt(graph.GraphData.Count - 1);
                    plotter.Children.RemoveAt(plotter.Children.Count - 1);
                else
                {
                    Channel_List.Add(new Channels("Channel " + (Channel_List.Count + 1).ToString(), "",
"Stimulation"));
                    graph.GraphData.Add(new GraphingData());
                    //plotter.AddLineGraph(graph.GraphData[Channel_List.Count - 1].Channel_GraphData);
                }
            }
        #endregion //Config Events
        #region Manual Command Events
         * SendConfig Button Click Event
           Sends SendConfig Message out serial port to FPGA
        private void SendConfig_Button_Click(object sender, RoutedEventArgs e)
            Byte channel = Convert.ToByte(setWaveChan_CB.SelectedIndex + 1);
            Byte config = 0x00;
            if (Channel_List[setWaveChan_CB.SelectedIndex].mode == "Stimulation") { config += 0x10; }
            if (Channel_List[setWaveChan_CB.SelectedIndex].sw4 == "On") { config += 0x08; }
            if (Channel_List[setWaveChan_CB.SelectedIndex].sw3 == "On") { config += 0x04; }
if (Channel_List[setWaveChan_CB.SelectedIndex].sw2 == "On") { config += 0x02; }
            if (Channel_List[setWaveChan_CB.SelectedIndex].sw1 == "On") { config += 0x01; }
            fpga_control.FPGA_SetConfig(channel, config);
        }
        private void acq_button_Click(object sender, RoutedEventArgs e)
            acq_triggered();
        private void acq_triggered()
            if (acq_button.Content.ToString() == "Start Acquisition")
                CypressDA.Flush_Cypress_Chip();
                // Adding call to start cypress acquisition
                CypressDA.Start_Cypress_Acq();
                fpga_control.FPGA_StartAcquisition();
                acq_button.Content = "End Acquisition";
            }
            else
                // Adding call to stop cypress acquisition
                CypressDA.Stop_Cypress_Acq();
                fpga_control.FPGA_EndAcquisition();
                acq_button.Content = "Start Acquisition";
        }
        private void setWave_button_Click(object sender, RoutedEventArgs e)
            Byte Channel = Convert.ToByte(setWaveChan_CB.SelectedIndex + 1);
            String Filename = Channel_List[setWaveChan_CB.SelectedIndex].waveform_file;
            fpga_control.FPGA_SetWaveform(Channel, Filename);
        }
        private void getWave_button_Click(object sender, RoutedEventArgs e)
```

```
{
    Byte Channel = Convert.ToByte(setWaveChan_CB.SelectedIndex + 1);
    fpga_control.FPGA_GetWaveform(Channel);
}
private void StartMuliStim_Button_Click(object sender, RoutedEventArgs e)
    int chan_index = setWaveChan_CB.SelectedIndex;
    Byte channel = 0x00;
    // Set Channel
    if (chan_index == 0) { channel = 0x01; }
    else if (chan_index == 1) { channel = 0x02; }
    else if (chan_index == 2) { channel = 0x04;
    else if (chan_index == 3) { channel = 0x08;
    else if (chan_index == 4) { channel = 0x10;
else if (chan_index == 5) { channel = 0x20;
    else if (chan_index == 6) { channel = 0x40;
    else if (chan_index == 7) { channel = 0x80;
    fpga_control.FPGA_StartMultiStim(channel);
}
private void EndMuliStim_Button_Click(object sender, RoutedEventArgs e)
    fpga_control.FPGA_EndMuliStim();
}
private void SingleStim_Button_Click(object sender, RoutedEventArgs e)
    int chan_index = setWaveChan_CB.SelectedIndex;
    byte channel = 0x00;
    // Set Channel and Continuous
    if (chan_index == 0) { channel = 0x01; }
    else if (chan_index == 1) { channel = 0x02;
    else if (chan_index == 2) { channel = 0x04;
    else if (chan_index == 3) { channel = 0x08;
    else if (chan_index == 4) { channel = 0x10;
    else if (chan_index == 5) { channel = 0x20;
   else if (chan_index == 6) { channel = 0x40; } else if (chan_index == 7) { channel = 0x80; }
    fpga_control.FPGA_SingleStim(channel);
#endregion //Manual Command Controls
#region Scripting Events
private void SaveAsScript_Button_Click(object sender, RoutedEventArgs e)
    System.Windows.Forms.SaveFileDialog fd = new System.Windows.Forms.SaveFileDialog();
    fd.ShowDialog();
    try
        using (StreamWriter sw = new StreamWriter(fd.FileName))
            sw.Write(script.ScriptText);
    catch { }
}
private void LoadScript_Button_Click(object sender, RoutedEventArgs e)
    System.Windows.Forms.OpenFileDialog fd = new System.Windows.Forms.OpenFileDialog();
    fd.ShowDialog();
    script_Textbox.Text = "";
   try
        using (StreamReader sr = new StreamReader(fd.FileName))
            while (!sr.EndOfStream)
```

```
//sr.ReadLine();
                        script.ScriptText += sr.ReadLine() + "\r\n";
                    }
                }
            catch { }
        }
        private void RunScript_Button_Click(object sender, RoutedEventArgs e)
            script.StartScript();
        }
        #endregion // Scripting Controls
        private void Comm_Log_Changed(object sender, EventArgs e)
            if (dataGrid_Comm.Items.Count > 2)
                dataGrid_Comm.ScrollIntoView(dataGrid_Comm.Items[dataGrid_Comm.Items.Count - 1]);
        }
        private void Window_Closing(object sender, CancelEventArgs e)
            if (CypressDA.usbDevices != null)
                CypressDA.usbDevices.Dispose();
        }
        /*Summary
        This is a system event handler, when the selected index changes(end point selection).
        private void EndPointsComboBox_SelectionChanged(object sender, SelectionChangedEventArgs e)
            CypressDA.SetEndpoint(EndPointsComboBox.SelectedIndex);
        #region graphing events
        private void Graph_DataGrid_SelectionChanged(object sender, SelectionChangedEventArgs e)
            graph.CurrentView = Convert.ToInt16(slider1.Value);
            plotter.Children.RemoveAll<LineGraph>();
            foreach (GraphingData data in graph.GraphData)
            {
                data.Channel_GraphData.Collection.Clear();
            }
            foreach (Channels temp in Graph DataGrid.SelectedItems)
                string channel_name = temp.channel;
                string[] split = channel_name.Split(' ');
                int index = Convert.ToInt16(split[1]) - 1;
                Point[] AllPoints = graph.GraphData[index].Channel_AllData.Collection.ToArray();
                int points_to_graph = 0; //The last view could have fewer points than SamplesPerView
                while (AllPoints.Length < graph.SamplesPerView)</pre>
                {
                    NumSamples_CB.SelectedIndex--;
                }
                if (graph.CurrentView == slider1.Maximum)
                {
                    points_to_graph = AllPoints.Length - graph.CurrentView * graph.SamplesPerView;
                }
                else
                {
                    points_to_graph = graph.SamplesPerView;
                Point[] GraphPoints = new Point[points_to_graph];
                Array.Copy(AllPoints, graph.CurrentView * graph.SamplesPerView, GraphPoints, 0,
points_to_graph);
```

```
//graph.GraphData[index].Channel_GraphData.Collection.Clear();
                 graph.GraphData[index].Channel_GraphData.AppendMany(GraphPoints);
                plotter.AddLineGraph(graph.GraphData[index].Channel_GraphData, 1, temp.channel);
            plotter.FitToView();
        }
        private void slider1_ValueChanged(object sender, RoutedPropertyChangedEventArgs<double> e)
            graph.CurrentView = Convert.ToInt16(slider1.Value);
            ViewSelect_TextBox.Text = Convert.ToInt16(slider1.Value).ToString();
            if (graph.CurrentView != previous_graph_view)
                 // chan1Points = Channel1_Data.Collection.ToArray();
                //Point[] points = new Point[NUM_SAMPLES_DISPLAYED];
//Array.Copy(chan1Points, selected_view * NUM_SAMPLES_DISPLAYED, points, 0,
NUM_SAMPLES_DISPLAYED);
                 //Channel1_Data.Channel_GraphData.Collection.Clear();
                //Channel1_Data.Channel_GraphData.AppendMany(points);
                foreach (GraphingData data in graph.GraphData)
                {
                     data.Channel_GraphData.Collection.Clear();
                }
                 foreach (Channels temp in Graph_DataGrid.SelectedItems)
                     string channel_name = temp.channel;
                     string[] split = channel_name.Split(' ');
                     int index = Convert.ToInt16(split[1]) - 1;
                     Point[] AllPoints = graph.GraphData[index].Channel AllData.Collection.ToArray();
                     int points_to_graph = 0; //The last view could have fewer points than SamplesPerView
                     while (AllPoints.Length < graph.SamplesPerView)</pre>
                     {
                         NumSamples_CB.SelectedIndex--;
                     if (graph.CurrentView == slider1.Maximum)
                     {
                         points_to_graph = AllPoints.Length - graph.CurrentView * graph.SamplesPerView;
                     }
                     else
                     {
                         points_to_graph = graph.SamplesPerView;
                     }
                     Point[] GraphPoints = new Point[points_to_graph];
                     Array.Copy(AllPoints, graph.CurrentView * graph.SamplesPerView, GraphPoints, 0,
points_to_graph);
                     //GraphData[index].Channel_GraphData.Collection.Clear();
                     graph.GraphData[index].Channel_GraphData.AppendMany(GraphPoints);
                plotter.FitToView();
            previous_graph_view = graph.CurrentView;
        }
        private void LoadFile_Button_Click(object sender, RoutedEventArgs e)
            // Start computation process in second thread
            /*Thread simThread = new Thread(new ThreadStart(LoadFile));
            simThread.IsBackground = true;
            simThread.Start();*/
            try
                 graph.LoadFile();
                //NumSamples_CB_SelectionChanged();
Graph_DataGrid.SelectedIndex = 0;
                NumSamples_CB_SelectionChanged();
                 //graph.SamplesPerView = graph.SupportedNumSamples[NumSamples_CB.SelectedIndex];
```

```
//if (graph.GraphData[Graph_DataGrid.SelectedIndex].Channel_AllData.Collection.Count %
graph.SamplesPerView
                //{
                //
                      slider1.Maximum = graph.TotalViews - 1;
                //}
                //else { slider1.Maximum = graph.TotalViews; }
                //slider1.Minimum = 0;
                ///slider1.Maximum = graph.TotalViews - 1;
                //slider1.Value = slider1.Maximum;
            catch { }
        }
        private void NumSamples_CB_SelectionChanged(object sender, SelectionChangedEventArgs e)
            graph.SamplesPerView = graph.SupportedNumSamples[NumSamples_CB.SelectedIndex];
            if (graph.GraphData[0].Channel_AllData.Collection.Count != 0)
                while (graph.GraphData[0].Channel AllData.Collection.Count < graph.SamplesPerView)</pre>
                {
                    NumSamples_CB.SelectedIndex--;
                graph.TotalViews =
graph.GraphData[Graph_DataGrid.SelectedIndex].Channel_AllData.Collection.Count / graph.SamplesPerView;
                slider1.Minimum = 0;
                if (graph.GraphData[Graph_DataGrid.SelectedIndex].Channel_AllData.Collection.Count %
graph.SamplesPerView == 0)
                {
                    slider1.Maximum = graph.TotalViews - 1;
                else { slider1.Maximum = graph.TotalViews; }
                slider1.Value = slider1.Maximum;
        }
        private void NumSamples_CB_SelectionChanged()
            graph.SamplesPerView = graph.SupportedNumSamples[NumSamples_CB.SelectedIndex];
            if (graph.GraphData[0].Channel_AllData.Collection.Count != 0)
                while (graph.GraphData[0].Channel_AllData.Collection.Count < graph.SamplesPerView)</pre>
                {
                    NumSamples_CB.SelectedIndex--;
                graph.TotalViews =
graph.GraphData[Graph_DataGrid.SelectedIndex].Channel_AllData.Collection.Count / graph.SamplesPerView;
                slider1.Minimum = 0;
                if (graph.GraphData[Graph_DataGrid.SelectedIndex].Channel_AllData.Collection.Count %
graph.SamplesPerView == 0)
                    slider1.Maximum = graph.TotalViews - 1;
                else { slider1.Maximum = graph.TotalViews; }
                slider1.Value = slider1.Maximum;
        }
        #endregion // graphing events
        private void clearContext_Click(object sender, RoutedEventArgs e)
            fpga_control.RS232_Com.ComLog.Clear();
```

RS232_Communication.cs

```
using System;
using System.Collections.Generic;
using System.Linq;
using System.Text;
using System.Threading;
using System.IO.Ports;
using System.ComponentModel;
using System.Windows.Threading;
using System.Runtime.InteropServices;
namespace Data_Acq_and_Stim_Control_Center
    public class RS232_Communication : INotifyPropertyChanged
        private readonly SynchronizationContext syncContext;
        private readonly List<Action<CommunicationLog>> actions;
        SerialPort port;
        public BindingList<CommunicationLog> ComLog;
        public RS232_Communication()
            syncContext = AsyncOperationManager.SynchronizationContext;
            actions = new List<Action<CommunicationLog>>();
            actions.Add(t => AddToComLog(t));
            ComLog = new BindingList<CommunicationLog>();
            // Instantiate the communications port with some basic settings
            port = new SerialPort("COM4", 115200, Parity.None, 8, StopBits.One);
            PortStatus = "RS232 Port not Initialized - Select Comm Port!";
            // Attach a method to be called when there
            // is data waiting in the port's buffer
            port.DataReceived += new SerialDataReceivedEventHandler(port_DataReceived);
        private void AddToComLog(CommunicationLog temp)
            ComLog.Add(temp);
        public bool Init_Port()
            if (port.IsOpen)
            {
                port.Close();
            port.PortName = PortName;
            {
                port.Open();
                PortStatus = PortName + " Opened Successfully!";
                return true;
            catch { PortStatus = PortName + " not opened!"; return false; }
        }
        public void SendData(byte[] msg)
            string temp = "";
            for (int i = 0; i < msg.Length; i++)</pre>
            {
                temp += "0x" + msg[i].ToString("X2") + " ";
            }
            try
                port.Write(msg, 0, msg.Length);
                syncContext.Post(t => RS232Data_Received((CommunicationLog)t), new
CommunicationLog(DateTime.Now.ToString("MM/dd/yyyy HH:mm:ss.fff"), temp, "
```

```
syncContext.Post(t => RS232Data_Received((CommunicationLog)t), new
CommunicationLog(DateTime.Now.ToString("MM/dd/yyyy HH:mm:ss.fff"), "Error writing to port!", ""));
                 //ComLog.Add(new CommunicationLog(DateTime.Now.ToString("MM/dd/yyyy HH:mm:ss.fff"), "Error
writing to port!", ""));
            }
        }
         * RS232 Data Received Event
         * Update RS232 Communication Log with received data
        private void port_DataReceived(object sender, SerialDataReceivedEventArgs e)
            // Show all the incoming data in the port's buffer
            Thread.Sleep(100);
            byte[] buf = new byte[255];
            int bytes_to_read = port.BytesToRead;
            port.Read(buf, 0, bytes_to_read);
            string temp = "";
            for (int i = 0; i < bytes_to_read; i++)</pre>
            {
                 temp += "0x" + buf[i].ToString("X2") + " ";
            //this.Dispatcher.Invoke(DispatcherPriority.Normal, (Action)(() =>
                //ComLog.Add(new CommunicationLog(DateTime.Now.ToString("MM/dd/yyyy HH:mm:ss.fff"), "", temp));
            //}));
            syncContext.Post(t => RS232Data_Received((CommunicationLog)t), new
CommunicationLog(DateTime.Now.ToString("MM/dd/yyyy HH:mm:ss.fff"), "", temp));
        private void RS232Data_Received(CommunicationLog data)
            foreach (var action in actions)
                action(data);
        }
        private string _portStatus;
        public string PortStatus
            get { return _portStatus; }
            set
            {
                 portStatus = value;
                 this.NotifyPropertyChanged("PortStatus");
            }
        }
        private string _portName;
        public string PortName
            get { return _portName; }
            set
            {
                  portName = value;
                 this.NotifyPropertyChanged("PortName");
            }
        }
        public event PropertyChangedEventHandler PropertyChanged;
        private void NotifyPropertyChanged(string name)
            if (PropertyChanged != null)
                PropertyChanged(this, new PropertyChangedEventArgs(name));
        }
    }
 * Communication Log class
 * contains configuration information for channels
```

```
public class CommunicationLog : INotifyPropertyChanged
   private string _Timestamp;
private string _Send;
private string _Receive;
    public event PropertyChangedEventHandler PropertyChanged;
    public CommunicationLog(string Timestamp, string Send, string Receive)
        _Timestamp = Timestamp;
        _Send = Send;
        _Receive = Receive;
    }
    public string Timestamp
        get { return _Timestamp; }
        set
        {
             _Timestamp = value;
             this.NotifyPropertyChanged("Timestamp");
        }
    }
    public string Send
        get { return _Send; }
         set
        {
              _Send = value;
             this.NotifyPropertyChanged("Send");
        }
    }
    public string Receive
        get { return _Receive; }
        set
        {
             _Receive = value;
             this.NotifyPropertyChanged("Receive");
        }
    }
    private void NotifyPropertyChanged(string name)
        if (PropertyChanged != null)
             PropertyChanged(this, new PropertyChangedEventArgs(name));
   }
}
```

}

Scripting.cs

```
using System;
using System.Collections.Generic;
using System.Linq;
using System.Text;
using System.Threading;
using System.Windows.Threading;
using System.ComponentModel;
namespace Data_Acq_and_Stim_Control_Center
    public class Scripting : INotifyPropertyChanged
         //public delegate void StartAcquisitionHandler(object sender, EventArgs e);
         //public event StartAcquisitionHandler StartAcquisitionEvent;
         //public delegate void EndAcquisitionHandler(object sender, EventArgs e);
         //public event EndAcquisitionHandler EndAcquisitionEvent;
         #region SynchronizationContext - Script Command To Main
         private readonly SynchronizationContext syncContext:
         private readonly List<Action<String>> actions;
         private void Script_Command_To_Main(String data)
              foreach (var action in actions)
                  action(data);
         }
         public void Register(Action<string> action)
              actions.Add(action);
         #endregion //SynchronizationContext - Script_Command_To_Main
         public Scripting()
              syncContext = AsyncOperationManager.SynchronizationContext;
              actions = new List<Action<string>>();
         }
         public void StartScript()
              var thread = new Thread(RunScript);
              thread.IsBackground = true;
              thread.Start();
         }
         private void RunScript()
              string[] commands = (ScriptText).Split(new String[] { Environment.NewLine },
StringSplitOptions.RemoveEmptyEntries);
              foreach (string str in commands)
                  if (str.StartsWith("SetConfig(")) { SetConfig(str); }
else if (str.StartsWith("GetConfig(")) { GetConfig(str); }
else if (str.StartsWith("SetWaveform(")) { SetWaveform(str); }
                  else if (str.StartsWith("GetWaveform(")) { GetWaveform(str); }
else if (str.StartsWith("StartAcquisition(")) {
                       syncContext.Post(e => Script_Command_To_Main((string)e), "StartAcquisition");
//MainWindow.fpga_control.FPGA_StartAcquisition();
                  else if (str.StartsWith("EndAcquisition(")){ syncContext.Post(e =>
Script_Command_To_Main((string)e), "EndAcquisition");
                                                                          //MainWindow.fpga_control.FPGA_EndAcquisition();
                  else if (str.StartsWith("SingleStim(")) { SingleStim(str); }
else if (str.StartsWith("StartMultiStim(")) { StartMultiStim(str); }
else if (str.StartsWith("EndMultiStim(")) { MainWindow.fpga_control.FPGA_EndMuliStim(); }
                   else if (str.StartsWith("Sleep(")) { SleepCmd(str); }
                   else { }
```

```
}
private void SetConfig(string str)
    int payloadStart = str.IndexOf('(') + 1;
   int payLoadEnd = str.IndexOf(')') - 1;
int payLoadLength = payLoadEnd - payloadStart + 1;
    string[] payload = (str.Substring(payloadStart, payloadLength)).Split(',');
    if (payload[0].Length == 1) { payload[0] = "0" + payload[0]; } if (payload[1].Length == 1) { payload[1] = "0" + payload[0]; }
    Byte Channel = Convert.ToByte((ToNibble(payload[0][0]) << 4) + ToNibble(payload[0][1]));
    Byte Config = Convert.ToByte((ToNibble(payload[1][0]) << 4) + ToNibble(payload[1][1]));</pre>
    MainWindow.fpga_control.FPGA_SetConfig(Channel, Config);
}
private void GetConfig(string str)
    int payloadStart = str.IndexOf('(') + 1;
    int payloadEnd = str.IndexOf(')') - 1;
    int payloadLength = payloadEnd - payloadStart + 1;
    string[] payload = (str.Substring(payloadStart, payloadLength)).Split(',');
    if (payload[0].Length == 1) { payload[0] = "0" + payload[0]; }
    Byte Channel = Convert.ToByte((ToNibble(payload[0][0]) << 4) + ToNibble(payload[0][1]));</pre>
    MainWindow.fpga_control.FPGA_GetConfig(Channel);
}
private void SetWaveform(string str)
    int payloadStart = str.IndexOf('(') + 1;
    int payloadEnd = str.IndexOf(')') - 1;
    int payloadLength = payloadEnd - payloadStart + 1;
    string[] payload = (str.Substring(payloadStart, payloadLength)).Split(',');
    if (payload[0].Length == 1) { payload[0] = "0" + payload[0]; }
    Byte Channel = Convert.ToByte((ToNibble(payload[0][0]) << 4) + ToNibble(payload[0][1]));</pre>
    string Filename = payload[1];
    MainWindow.fpga_control.FPGA_SetWaveform(Channel, Filename);
}
private void GetWaveform(string str)
    int payloadStart = str.IndexOf('(') + 1;
    int payloadEnd = str.IndexOf(')') - 1;
    int payloadLength = payloadEnd - payloadStart + 1;
    string[] payload = (str.Substring(payloadStart, payloadLength)).Split(',');
    if (payload[0].Length == 1) { payload[0] = "0" + payload[0]; }
    Byte Channel = Convert.ToByte((ToNibble(payload[0][0]) << 4) + ToNibble(payload[0][1]));</pre>
    MainWindow.fpga_control.FPGA_GetWaveform(Channel);
}
private void StartMultiStim(string str)
    int payloadStart = str.IndexOf('(') + 1;
    int payloadEnd = str.IndexOf(')') - 1;
    int payloadLength = payloadEnd - payloadStart + 1;
    string[] payload = (str.Substring(payloadStart, payloadLength)).Split(',');
    if (payload[0].Length == 1) { payload[0] = "0" + payload[0]; }
    Byte Channel = Convert.ToByte((ToNibble(payload[0][0]) << 4) + ToNibble(payload[0][1]));</pre>
    MainWindow.fpga_control.FPGA_StartMultiStim(Channel);
}
private void SingleStim(string str)
    int payloadStart = str.IndexOf('(') + 1;
```

```
int payloadEnd = str.IndexOf(')') - 1;
             int payloadLength = payloadEnd - payloadStart + 1;
             string[] payload = (str.Substring(payloadStart, payloadLength)).Split(',');
             if (payload[0].Length == 1) { payload[0] = "0" + payload[0]; }
             Byte Channel = Convert.ToByte((ToNibble(payload[0][0]) << 4) + ToNibble(payload[0][1]));</pre>
             MainWindow.fpga_control.FPGA_SingleStim(Channel);
        }
        private void SleepCmd(string str)
             int payloadStart = str.IndexOf('(') + 1;
             int payloadEnd = str.IndexOf(')') - 1;
int payloadLength = payloadEnd - payloadStart + 1;
             Int16 sleep = Convert.ToInt16(str.Substring(payloadStart, payloadLength));
             //Wait(sleep);
             Thread.Sleep(sleep);
        }
        private byte ToNibble(char c)
             if ('0' <= c && c <= '9') { return Convert.ToByte(c - '0'); }
else if ('a' <= c && c <= 'f') { return Convert.ToByte(c - 'a' + 10); }</pre>
             else if ('A' <= c && c <= 'F') { return Convert.ToByte(c - 'A' + 10); }
             else
                 throw new ArgumentException(String.Format("Character '{0}' cannot be translated to a hexadecimal
value because it is not one of 0,1,2,3,4,5,6,7,8,9,a,b,c,d,e,f,A,B,C,D,E,F", c));
        }
        private string _scriptText;
        public string ScriptText
             get { return _scriptText; }
             set
             {
                  _scriptText = value;
                 this.NotifyPropertyChanged("ScriptText");
             }
        }
        public event PropertyChangedEventHandler PropertyChanged;
        private void NotifyPropertyChanged(string name)
             if (PropertyChanged != null)
                 PropertyChanged(this, new PropertyChangedEventArgs(name));
        }
    }
}
```

REFERENCES

- [1] S. Marom and G. Shahaf,"Development, learning, and memory in large random networks of cortical neurons: lessons beyond anatomy," *Quarterly Review of Biophysics*, vol. 35, pp. 63-87, 2002.
- [2] T. DeMarse, A. Cadotte, P. Douglas, P. He, and V. Trinh, "Computation within cultured neural networks," in *Proceedings of the 26th Annual Conference of the IEEE Engineering in Medicine and Biology Society*, San Francisco, CA, September 1-5, 2004.
- [3] S. M. Potter, D. A. Wagenaar, and T. B. DeMarse, "Closing the loop: Stimulation feedback systems for embodied MEA cultures," in *Advances in Network Electrophysiology Using Multi-Electrode Arrays*, M. Taketani and M. Baudry, Eds. Springer, 2006, pp. 215-242.
- [4] E. Armstrong, A. Ranganathan, and S. Westbrooks, *Real-Time Feedback Control of Neuron Cell Culture Electrical Activity*, 2007, Senior Design Project, Faculty advisors: B. Bazuin, J. Gesink, D. A. Miller, and F. L. Severance.
- [5] N. McCaskey, J. P. John, and P. Vandeusen, *Real-Time Feedback Control of Neuron Cell Culture Electrical Activity*, 2007, Senior Design Project, Faculty advisors: B. Bazuin, J. Gesink, D. A. Miller, and F. L. Severance.
- [6] Y. Jimbo, N. Kasai, K. Torimitsu, T. Tateno, and H. P. C. Robinsion, "A system for MEA-Based multisite stimulation," *IEEE Transactions on Biomedical Engineering*, vol. 50, no. 2, pp. 241-248, February 2003.
- [7] D. A. Wagenaar and S. M. Potter, "A versatile all-channel stimulator for electrode arrays, with real-time control," *Journal of Neural Engineering*, vol. 1, pp. 39-45, 2004.
- [8] T. Caruso, E. Daiek, and E. Jones, *Low Noise Amplification and Stimulation System for Multi-Electrode Arrays*, 2008, Senior Design Project, Faculty advisors: B. Bazuin, J. Gesink, D. A. Miller, and F. L. Severance.
- [9] J. D. Stahl, "Dual channel low noise amplifier for experiments in neurophysiology," Master's thesis, Western Michigan University, 2009, Committee members: B. Bazuin, J. Gesink, D. A. Miller (Chair), and F. L. Severance.
- [10] K. Batzer, R. Corsi, and E. Crampton, *Electrophysiology Measurement and Stimulation System*, Fall 2009-Spring 2010, Senior Design Project, Faculty advisors: B. Bazuin, J. Gesink, D. A. Miller, and F. L. Severance; Contributors: M. Ellinger and J. Stahl.

- [11] B. Berger, S. Goveia, and L. Morgan, *Electrophysiology Data Acquisition System*, 2012, Senior Design Project, Faculty advisors: B. Bazuin, J. Gesink, D. A. Miller, and F. L. Severance; Contributor: K. Batzer.
- [12] R. F. Olivo, *Lab 4: Action Potentials in Earthworm Giant Axons*, Smith College, Northampton, MA, available at http://www.science.smith.edu/departments/NeuroSci/courses/bio330/labs/L4giants.html.
- [13] D. Kueh and C. Linn, "Neurophysiology in the earthworm," *Laboratory Manual for Human Physiology*, 2nd ed. Mason, Ohio: Cengage Learning, 2012, pp. 19-45.
- [14] M. Ellinger, "Acquisition and analysis of biological neural network action potential sequences," Master's thesis, Western Michigan University, 2009, Committee members: B Bazuin, J. Gesink, D. A. Miller, and F. L. Severance (Chair).
- [15] D. Squires, "Instrumentation Electronics for an Integrated Electrophysiology Data Acquisition and Stimulation System," Master's Thesis, Western Michigan University, 2013, Committee members: B. Bazuin, D. A. Miller (Chair), and F. L. Severance; Contributors: K. Batzer. and J. Stahl.
- [16] "In vitro MEA-systems," Multi Channel Systems MCS GmbH, Reutlingen, Germany, Internet, [March 22, 2013]. [Online]. Available: http://www.multichannelsystems.com/products/vitro-mea-systems.
- [17] R. Blum, J. Ross, E. Brown, and S. DeWeerth, "An integrated system for simultaneous, multichannel neuron stimulation and recording," *IEEE Transactions on Circuits and Systems*, vol. 54, no. 12, pp. 2608-2618, December 2007.
- [18] N. Kladt, U. Hansklik, and H.-G. Heinzel, "Teaching basic neurophysiology using intact earthworms," *The Journal of Undergraduate Neuroscience Education*, vol. 9(1), pp. A20-A35, 2010.
- [19] "Digilent nexys2 board reference manual," Digilent, Inc., Pullman, WA, Reference Manual 502-107, June 2008. [Online]. Available: http://www.digilentinc.com/Data/Products/NEXYS2/Nexys2 rm.pdf.
- [20] "AD7606 data sheet rev c," Analog Devices, Inc., Norwood, MA, Data Sheet Rev. C, February 2012. [Online]. Available: http://www.analog.com/static/imported-files/data_sheets/AD7606_7606-6_7606-4.pdf
- [21] "AD5678 data sheet rev c," Analog Devices, Inc., Norwood, MA, Data Sheet Rev. C, February 2011. [Online]. Available: http://www.analog.com/static/imported-files/data_sheets/AD5678.pdf
- [22] "Async/Page/Burst CellularRAM 1.5," Micron Tech., Inc., Boise, ID, Data Sheet Rev H, August 2007. [Online]. Available:

 $www.micron.com/\sim/media/Documents/Products/Data\%20Sheet/DRAM/Mobile\%20DRAM/PSRAM/128mb_burst_cr1_5_p26z.pdf$

[23] "EZ-USB FX2LP USB microcontroller high-speed USB peripheral controller," Cypress Semiconductor Corp., San Jose, CA, Data Sheet 38-08032 Rev. *W, July 2013. [Online]. Available: http://www.cypress.com/?docID=45142

[24] "The McGill physiology virtual laboratory, compound action potential, background, recording technique," McGill University, Montreal, Quebec, Internet, 2005, [August 20, 2013]. [Online]. Available:

http://www.medicine.mcgill.ca/physio/vlab/CAP/recording.htm

[25] "Chloriding Ag/AgCl electrodes disk, pellet, or wire," Warner Instruments, Hamden, CT, Technical Reference, February 2004. [Online]. Available: http://www.warneronline.com/Documents/uploader/Chloriding%20Ag-AgCl%20electrodes%20%20%282004.02.02%29.pdf

[26] "GitHub Repository – KyleBatzer – Thesis" [Online]. Available: https://github.com/KyleBatzer/Thesis

[27] "Dynamic Data Display" [Online]. Available: http://dynamicdatadisplay.codeplex.com/