MEMORY CHIP CODE:

```
CHIP Memory {
   IN in[16], load, address[15];
   OUT out[16];
  PARTS:
  //RAM16: 0 - 16383 in decimal
  __//RAM16: 0000000000000000 - 001111111111111 in 2's complement
  //SCREEN: 16384 - 24575 in decimal
  //SCREEN: 010000000000000 - 0101111111111111 in 2's complement
  //KEYBOARD: 24576 - onwards
   //KEYBOARD: 0110000000000000 - 011111111111111 in 2's complement
   <u>//To see if I need to access memory in RAM16, I don't need to look at</u>
the last 2 bits in address: address[0..13]
   <u>//To see if I need to access memory in SCREEN, I don't need to look at</u>
the last 3 bits in address: address[0..12]
   //From this I can use the excluded bits as a way to split up my
options and organize the 3 categories of memory:
 //00-> RAM16K
  //01-> RAM16K
  //10-> SCREEN
  //11-> KEYBOARD
   _//These values are all from address[13..14]. I don't care about
address[15] because this tells me if its negative or not.
   //To combine my two buses of RAM16K, an OR gate can be used
   DMux4Way(in=load, sel=address[13..14], a=RAMld1, b=RAMld2, c=SCRld,
d=KBDld);
   Or (a=RAMld1, b=RAMld2, out=RAMld);
   RAM16K(in=in, load=RAMld, address=address[0..13], out=RAMout);
   Screen(in=in, load=SCRld, address=address[0..12], out=SCRout);
   Keyboard(out=KBDout);
   Mux4Way16(a=RAMout, b=RAMout, c=SCRout, d=KBDout, sel=address[13..14],
out=out);
```

MEMORY CHIP TEST:

🕌 Hardware Simulator (2.5) - C:\Users\kyleg\OneDrive\Desktop\CS271\nand2tetris_files\nand2tetris_files\02_software\nand2tetris\projects\05\Memory.hdl Animate: Format: View: ∨ Decimal ∨ Screen Program flow Slow Chip Name: Memory (Clocked) Time: 1080525 Input pins Output pins Value Value in[16] out[16] 24576 address[15] **RAM 16K:** 8189 HDL Internal pins 8190 // This file is part of www.nanc Value 8191 // and the book "The Elements of Ш RAM1d1 // by Nisan and Schocken, MIT Pr 8193 // File name: projects/05/Memory RAM1d2 8194 SCRld 8195 RAMld * The complete address space of 2222 * including RAM and memory-mapr RAMout[16] SCRout[16] * The chip facilitates read and KBDout[16] Read: out(t) = Memory[ac Write: if load(t-1) then * In words: the chip always out * location specified by address * into the memory location spec

End of script - Comparison ended successfully

CPU CHIP:


```
CHIP CPU {
                         // M value input (M = contents of RAM[A])
   IN inM[16],
       instruction[16], // Instruction for execution
                         // Signals whether to re-start the current
       reset;
                          <u>// program (reset==1) or continue executing</u>
                          // the current program (reset==0).
   OUT outM[16],
                         // M value output
                         // Write to M?
       writeM,
                         // Address in data memory (of M)
       addressM[15],
                         // address of next instruction
       pc[15];
   PARTS:
```

```
// Put your code here:
   Not(in=instruction[15], out=Ainstr); //want negation because
instruction[15] being 0 means loads A so 0 needs to become 1 for Muxer
   Mux16(a=ALUout, b=instruction, sel=Ainstr, out=Ain);
   Or(a=Ainstr, b=instruction[5], out=Aload); //to write to A, either
op-code is 0 (A-instruction), or instruction[5]
   And(a=instruction[15], b=instruction[4], out=Dload); //to write to D,
op-code will be 1, and instruction[4]
   And(a=instruction[15], b=instruction[3], out=writeM);//to write to M,
opt-code will be 1, and instruction[3]
   ARegister(in=Ain, load=Aload, out=Aout, out[0..14]=addressM);
   Mux16(a=Aout, b=inM, sel=instruction[12], out=ALUin2);
   DRegister(in=ALUout, load=Dload, out=ALUin1);
   ALU(x=ALUin1, y=ALUin2, zx=instruction[11], nx=instruction[10],
zy=instruction[9], ny=instruction[8], f=instruction[7], no=instruction[6],
out=outM, out=ALUout, zr=outzr, nq=outng);
   <u>//To use logic for PC counter, I need negations of zr, ng, j1, j2, and</u>
i3
   Not(in=outzr, out=notoutzr);
   Not(in=outng, out=notoutng);
  Not(in=instruction[2], out=notj1);
   Not(in=instruction[1], out=notj2);
  Not(in=instruction[0], out=notj3);
   //JGT: Not(i1) And Not(j2) And i3 And Not(zr) and Not(ng)
   And(a=instruction[15], b=notj1, out=a0); //First need to check to
make sure it is a C-instruction
   And(a=a0, b=notj2, out=a1);
   And(a=a1, b=instruction[0], out=a2);
   And(a=a2, b=notoutzr, out=a3);
   And(a=a3, b=notoutng, out=jgt);
  //JEQ: Not(j1) And j2 And Not(j3) And zr And Not(ng)
   And(a=instruction[15], b=notj1, out=b0);  //First need to check to
make sure it is a C-instruction
   And(a=b0, b=instruction[1], out=b1);
```


```
And(a=b1, b=notj3, out= b2);
   And(a=b2, b=outzr, out=b3);
   And(a=b3, b=notoutng, out=jeq);
  _//JGE: Not(j1) And j2 And j3 And (zr Or Not(zr)) And Not(ng)
   And(a=instruction[15], b=notj1, out=c0);  //First need to check to
make sure it is a C-instruction
   And(a=c0, b=instruction[1], out=c1);
   And(a=c1, b=instruction[0], out=c2);
   And(a=c2, b=outzr, out=c3);
   And(a=c2, b=notoutzr, out=c4);
   Or (a=c3, b=c4, out=c5);
   And(a=c5, b=notoutng, out=jge);
  _//JLT: j1 And Not(j2) And Not(j3) And Not(zr) And ng
   And(a=instruction[15], b=instruction[2], out=d0);  //First need to
check to make sure it is a C-instruction
   And(a=d0, b=notj2, out=d1);
   And(a=d1, b=notj3, out=d2);
   And(a=d2, b=notoutzr, out=d3);
   And(a=d3, b=outng, out=jlt);
  __//JNE: j1 And Not(j2) and j3 and Not(zr) and (ng Or Not(ng))
  And(a=instruction[15], b=instruction[2], out=e0); //First need to
check to make sure it is a C-instruction
   And(a=e0, b=notj2, out=e1);
  And(a=e1, b=instruction[0], out=e2);
   And(a=e2, b=notoutzr, out=e3);
   And(a=e3, b=outng, out=e4);
   And(a=e3, b=notoutng, out=e5);
   Or(a=e4, b=e5, out=jne);
  __//JLE: j1 And j2 And Not(j3) And (((Not(zr) And ng)) Or (zr And
Not(ng)))
   And(a=instruction[15], b=instruction[2], out=f0);  //First need to
<u>check to make sure it is a C-instruction</u>
  And(a=f0, b=instruction[1], out=f1);
  And(a=f1, b=notj3, out=f2);
  And(a=f2, b=outzr, out=f3);
   And(a=f3, b=notoutng, out=f4);
```

```
And(a=f2, b=notoutzr, out=f5);
   And(a=f5, b=outng, out=f6);
   Or(a=f4, b=f6, out=jle);
 //JMP j1 And j2 And j3
   And(a=instruction[15], b=instruction[2], out=term0);  //First need to
check to make sure it is a C-instruction
   And(a=term0, b=instruction[1], out=term1);
   And(a=term1, b=instruction[0], out=jmp);
  //if any options are 1, then jump
  Or (a=jqt, b=jeq, out=term2);
   Or(a=term2, b=jge, out=term3);
   Or (a=term3, b=jlt, out=term4);
   Or(a=term4, b=jne, out=term5);
   Or(a=term5, b=jle, out=term6);
   Or (a=term6, b=jmp, out=pcload);
   PC(in=Aout, load=pcload, inc=true, reset=reset, out[0..14]=pc);
```

CPU CHIP TEST:




CPU CHIP EXTERNAL TEST:




COMPUTER CHIP:


COMPUTER CHIP ADD TEST:




COMPUTER CHIP ADD EXTERNAL TEST:




COMPUTER CHIP MAX TEST:



COMPUTER CHIP MAX EXTERNAL TEST:




COMPUTER CHIP RECTANGLE TEST:



COMPUTER CHIP EXTERNAL RECTANGLE TEST:

Hardware Simulator (2.5) - C:\Users\kyleg\OneDrive\Desktop\CS271\nand2tetris_files\nand2tetris_files\02_software\nand2tetris\projects\05\Computer. File View Run Help



End of script - Comparison ended successfully