# Department of Electrical and Computer Engineering Queen's University

## ELEC-374 Digital Systems Engineering Laboratory Project

Winter 2017

## Designing a Simple RISC Computer

**Objective:** The purpose of this project is to design, simulate, implement, and verify a Simple RISC Computer (Mini SRC) consisting of a simple RISC processor, memory, and I/O. You are to use the Altera Quartus II design software for this purpose. The system is to be implemented on the Altera Cyclone III chip (EP3C16F484) of the Altera DEO evaluation board.

The Mini SRC is similar to the SRC described in the Lab Notes (available on the course website), reproduced from the text by Heuring and Jordan. The Datapath, Control unit, and Memory Interface for Mini SRC have the same relationship as shown in Figure 4.1 on page 142 of the Lab Notes for the SRC system. The processor design is given by the information contained in Figures and Tables on pages 143 through 167 of the Lab Notes.

The Mini SRC is a 32-bit machine, having a 32-bit datapath, with sixteen 32-bit registers R0 to R15, with R15 acting as the stack pointer SP, R14 acting as the return address register RA (holding the return address for a jal instruction), R10 to R13 as the argument registers A0 to A3, and R8 and R9 as the return value registers V0 and V1. It also has two dedicated 32-bit registers HI and LO for multiplication and division instructions. Note that Mini SRC does not have a condition code register. Rather, it allows any of the general-purpose registers to hold a value to be tested for conditional branching.

The instructions are one word (32-bit) long each. The *Arithmetic Logic Unit* (ALU) performs 12 operations: addition, subtraction, multiplication, division, shift right, shift left, rotate right, rotate left, logical AND, logical OR, Negate (2's complement), and NOT (1's complement).

The instructions in the Mini SRC can be categorized as Load and Store Instructions, Arithmetic and Logical instructions, Conditional Branch instructions, Jump instructions, Input/Output instructions, and miscellaneous instructions. There are no push and pop instructions (they can be implemented by other instructions). The following addressing modes are supported: Direct, Index, Register Indirect, Immediate, Relative, and Inherent. The following is a formal definition of the Mini SRC.

#### **Processor State**

PC<31..0>: 32-bit Program Counter (PC) IR<31..0>: 32-bit Instruction Register (IR)

R[0..15]<31..0>: Sixteen 32-bit registers named R[0] through R[15]

R[15]<31..0>: Stack Pointer (SP)

R[14]<31..0]: Return Address Register (RA)

R[10..13]<31..0>: Four Argument Registers, named A[0] through A[3] R[8..9]<31..0>: Two Return Value Registers, named V[0] and V[1]

HI<31..0>: 32-bit HI Register dedicated to keep the high-order word of a Multiplication

product, or the Remainder of a Division operation

LO<31..0>: 32-bit LO Register dedicated to keep the low-order word of a Multiplication

product, or the Quotient of a Division operation

#### **Memory State**

Mem[0..511]<31..0>: 512 words (32 bits per word) of memory

MDR<31..0>: 32-bit memory data register MAR<31..0>: 32-bit memory address register

#### I/O State

In.Port<31..0>: 32-bit input port
Out.Port<31..0>: 32-bit output port
Run.Out: Run/halt indicator

Stop.In: Stop signal Reset.In: Reset signal

#### **Instruction formats:**

- 1. Load and Store instructions: operands in memory can be accessed only through load/store instructions.
  - (a) Id, Idi, st

3	31 27	26 23	22 19	0 18
	Op-code	Ra	Rb	С

(b) Idr, str

32	L 27	26 23	22 19	18 0
	Op-code	Ra	unused	С

- 2. Arithmetic and Logical instructions:
  - (a) add, sub, and, or, shr, shl, ror, rol

3	1 27	26 23	22 1	9 18 19	5 14	0
	Op-code	Ra	Rb	Rc	unused	

(b) addi, andi, ori

^	31 27	26 23	22 19	0 18
	Op-code	Ra	Rb	С

#### (c) mul, div, neg, not

31 27 26 23 22 19 18

Op-code	Ra	Rb	unused

3. Branch instructions: brzr, brnz, brmi, brpl




4. Jump instructions: jr, jal



5. Input/Output and MFHI/MFLO instructions: in, out, mfhi, mflo



6. Miscellaneous instructions: nop, halt



Op-code: specifies the operation to be performed.

Ra, Rb, Rc: 0000: R0, 0001: R1, ..., 1111: R15

C: constant (data or address)

C2: condition (00: branch if zero, 01: branch if nonzero,

10: branch if positive, 11: branch if negative)

0

### **Instructions:**

 $The \ instructions \ (with \ their \ op\ -code \ patterns \ shown \ in \ parentheses) \ perform \ the \ following \ operations:$ 

Notation: x: 0 or 1 -: unused

# **Load and Store Instructions**

1(a): ld, ldi, st

		Assembly	language
Load direct (00000xxxx00000xxxxxxxxxxxxxxxxxxxxxxx	R[Ra] ← M[C (sign-extended)]  Direct addressing, Rb = R0	ld	Ra, C
Load indexed (00000xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	R[Ra] ← M[R[Rb] + C (sign-extended)] Indexed addressing, Rb ≠ R0 If C = 0 → Register Indirect addressing	ld essing	Ra, C(Rb)
Load immediate (00001xxxx0000xxxxxxxxxxxxxxxxxxxxxxxxx	R[Ra] ← C (sign-extended) Immediate addressing, Rb = R0	ldi	Ra, C
(00001xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	R[Ra] ← R[Rb] + C (sign-extended) Immediate addressing, Rb ≠ R0	ldi	Ra, C(Rb)
	If $C = 0 \Rightarrow$ instruction acts like a simple r If $C \neq 0$ and $Ra = Rb \Rightarrow$ Increment/decre	_	
Store direct (00010xxxx00000xxxxxxxxxxxxxxxxxxxxxxxx	M[C (sign-extended)] ← R[Ra]  Direct addressing, Rb = R0	st	C, Ra
Store indexed (00010xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	M[R[Rb] + C (sign-extended)] ← R[Ra] Indexed addressing, Rb ≠ R0 If C = 0 → Register Indirect addressing	st essing	C(Rb), Ra
1(b): ldr, str			
Load relative (00011xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	R[Ra] ← M[PC + C (sign-extended)] Relative addressing	ldr	Ra, C
Store relative (00100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	M[PC + C (sign-extended)] ← R[Ra] Relative addressing	str	C, Ra
Arithmetic and Logical Instructions 2(a): add, sub, and, or, shr, shl, ror, rol			
Add (00101xxxxxxxxxxxxxxxxxxxxxxxxxxxxx)	$R[Ra] \leftarrow R[Rb] + R[Rc]$	add	Ra, Rb, Rc

Sub (00110xxxxxxxxxxxx)	R[Ra] <b>←</b> R[Rb] - R[Rc]	sub	Ra, Rb, Rc
AND (00111xxxxxxxxxxxxxxxxxxxxxxxxxxxx)	$R[Ra] \leftarrow R[Rb] \land R[Rc]$	and	Ra, Rb, Rc
OR (01000xxxxxxxxxxxxx))	$R[Ra] \leftarrow R[Rb]_V R[Rc]$	or	Ra, Rb, Rc
Shift right (01001xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	Shift R[Rb] right into R[Ra] by count in R[Rc]	shr	Ra, Rb, Rc
Shift left (01010xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)	Shift R[Rb] left into R[Ra] by count in R[Rc]	shl	Ra, Rb, Rc
Rotate right (01011xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)	Rotate R[Rb] right into R[Ra] by count in R[Rc]	ror	Ra, Rb, Rc
Rotate left (01100xxxxxxxxxxxxxxxxxxxxxxxxxxxxx)	Rotate R[Rb] left into R[Ra] by count in R[Rc]	rol	Ra, Rb, Rc
2(b): addi, andi, ori			
Add immediate (01101xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	R[Ra] ← R[Rb] + C (sign-extended)  Immediate addressing  If C = 0 → instruction acts like a simple red  If C ≠ 0 and Ra = Rb → Increment/decrent  Similar to Idi, however Rb can be	nent instr	uction
	Similar to lai, nowever its can be	ally legis	ster.
AND immediate (01110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	R[Ra] ← R[Rb] ^ C (sign-extended)	andi	Ra, Rb, C
	R[Ra] ← R[Rb] ∧ C (sign-extended) Immediate addressing  R[Ra] ← R[Rb] ∨ C (sign-extended)		
(01110xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	R[Ra] ← R[Rb] ∧ C (sign-extended) Immediate addressing  R[Ra] ← R[Rb] ∨ C (sign-extended)	andi	Ra, Rb, C

Negate (10010xxxxxxxxx	R[Ra] <b>←</b> - R[Rb]	neg	Ra, Rb
NOT (10011xxxxxxxxx	R[Ra]  ← R[Rb]	not	Ra, Rb
Conditional Branch Instrubrzr, brnz, brmi, brpl	ructions		
Branch (10100xxxxxxxx	PC ← R[Rb] if R[Ra] meets the -xx)	e condition	ı
	"branch if zero" C2 = 00  "branch if nonzero" C2 = 01  "branch if positive" C2 = 10  "branch if negative" C2 = 11	brzr brnz brpl brmi	Ra, Rb Ra, Rb Ra, Rb Ra, Rb
Jump Instructions jr, jal			
jr (10101xxxx	PC ← R[Ra] ) If Ra = R14, it is for procedure retur	jr n	Ra
jal (10110xxxx	R[14] ← PC + 4 ) PC ← R[Ra]	jal	Ra
Input/Output and MFHI/I	MFLO Instructions		
Input (10111xxxx	R[Ra] <b>←</b> In.Port -)	in	Ra
Output (11000xxxx	Out.Port ← R[Ra] -)	out	Ra
Move from HI (11001xxxx	R[Ra] <b>←</b> HI -)	mfhi	Ra
Move from LO (11010xxxx	R[Ra] <b>←</b> LO -)	mflo	Ra