Laboratory Assignment #2

Objectives

This lab practices logic design using familiar building blocks. From your previous coursework, you should already be familiar with simple counters, multiplexers, decoders, and seven-segment displays. The goal of this lab is for you to implement a circuit that drives the time-multiplexed quad seven-segment display present on the Real Digital Blackboard. When you successfully complete this lab, you will have developed a piece of intellectual property that you might be able to re-use in the future.



Figure 1: A Quad Seven-Segment Display

Now that you are familiar with the tools from Laboratory Assignment #1, you should be able to concern yourself with digital design. Figure 2 shows a symbol for the design you will create. The inputs are shown on the left and the outputs are shown on the right.




Figure 2: A Symbol for the Design

Bibliography

This lab draws heavily from documents on the Real Digital website https://www.realdigital.org. I would like to thank Real Digital for making this material available.

Time-Multiplexed Quad Seven-Segment Display

The Real Digital Blackboard has a time-multiplexed quad seven-segment display. Each digit shares eight common control signals to light individual segments. Each individual digit has a separate anode control input. All of these control signals are active low. Think of each digit as having a separate enable; that enable signal is the anode control. To enable any given digit, drive its anode control signal low. Enabled digits will display the segments selected by the eight active low segment controls.

It is important to remember that all digits share the same segment controls. For example, if you were to drive all anode control signals low, and apply values to the eight segment controls, the same pattern would appear on all digits. That's not very useful, because all it does is generate the same pattern on all digits. In order to get a unique pattern on each of the digits, you must apply a technique called time multiplexing:

- 1. Assert anode control for only digit 0 and apply unique 8-bit segment controls for digit zero.
- 2. Assert anode control for only digit 1 and apply unique 8-bit segment controls for digit one.
- 3. Assert anode control for only digit 2 and apply unique 8-bit segment controls for digit two.
- 4. Assert anode control for only digit 3 and apply unique 8-bit segment controls for digit three.

If you repeat this slowly, you can watch each digit light up in turn. If you increase the rate at which you do this, at some point it will cease to look like the illumination of individual digits, and begin to look like all digits are illuminated concurrently with independent control of segments on each digit. If you continue to increase the rate, at some point the display intensity will drop due to analog effects as the segments are not given enough time to fully turn on.

Design Description and Requirements

In this design, you are not allowed to use latches. You are allowed to use only one clock. The clock must be the 100 MHz clock signal available from the oscillator on the board. You will receive zero points if you do not follow these requirements.

As shown in Figure 2, the design has a number of inputs. There is a clock input, plus an input bus for each digit to bring in a 4-bit binary value to be displayed.

clk	clock signal, 100 MHz from oscillator
val3[3:0]	value for left-most quad display digit, digit 3
val2[3:0]	value for left-center quad display digit, digit 2
val1[3:0]	value for right-center quad display digit, digit 1
val0[3:0]	value for right-most quad display digit, digit 0

Also shown in Figure 2 are the two groups of output signals: the four anode control signals and eight segment control signals. The eighth segment control signal is for the decimal point, which we will not use and tie-off appropriately. All of these signals are active low.

an3an0	anode control for left-most display digit (digit 3), thru right-most display digit (digit 0)
cacg	control for segment a, through segment g
dp	control for segment dp

The design must drive the segment and anode control signals to generate a display that represents the values applied to the inputs. Each digit must be capable of displaying the 16 possible values: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, and F. The display must be bright and not exhibit excessive flickering.

Describing the Design

Before you begin writing any code, you must sit down with scratch paper and draw a block diagram of a circuit that will satisfy the design requirements. Once you have a possible solution, write a description of it in Verilog-HDL and proceed to test it in simulation. Use the following template for your design.

Note, that the anode and segment controls could have been declared as busses. Why use busses for some signals, and not for others? It is a choice of compactness vs. readability – here, I feel busses for data are appropriately compact, where individual signals for control are appropriately readable. Also note that the port data types are all wires. It would never be appropriate to declare input ports as regs, although you would need to declare the output ports as regs if you were describing the logic that drives the outputs using procedural assignments. The key is, whatever you elect to do, the choice of output port data type is not arbitrary, it must match the description method you use in your code.

```
// File: quad seven seg.v
// This is the top level design for EE178 Lab #2.
// The `timescale directive specifies what the
// simulation time units are (1 ns here) and what
// the simulator time step should be (1 ps here).
`timescale 1 ns / 1 ps
// Declare the module and its ports. This is
// using Verilog-2001 syntax.
module quad seven seg (
  input wire clk,
  input wire [3:0] val3,
  input wire [3:0] val2,
  input wire [3:0] val1,
  input wire [3:0] val0,
  output wire an3,
  output wire an2,
  output wire an1,
  output wire an0,
  output wire ca,
  output wire cb,
  output wire cc,
  output wire cd,
  output wire ce,
  output wire cf,
  output wire cg,
  output wire dp
  );
  // We aren't using dp, just de-activate this signal.
  assign dp = 1'b1; // remember, it's active low
  // Describe the actual circuit for the assignment.
endmodule
```

To facilitate re-use of your completed design, you must implement it in this single module – you are not allowed to use hierarchical design with sub-modules for this assignment. If you have further questions, or need clarification, consult the instructor.

Testing the Design

You must perform some minimal functional simulation of the design. This is important for two reasons. First, it will give you confidence your design is working properly before you implement it. Second, if the design does not behave as expected when you download it, you will have a mechanism to quickly create additional test cases to help debug the problem. The instructor will not help you debug logic problems (incorrect design behavior) unless you have a block diagram and are able to run a simulation.

In order to help you get started, here is a template for a test bench that works with the design. Feel free to enhance this as you see fit:

```
// File: testbench.v
// This is a top level testbench for the
// quad seven seg design, which is part of
// the EE178 Lab #2 assignment.
// The `timescale directive specifies what the
// simulation time units are (1 ns here) and what
// the simulator time step should be (1 ps here).
`timescale 1 ns / 1 ps
module testbench;
  // Declare wires to be driven by the outputs
  // of the design, and regs to drive the inputs.
  // The testbench will be in control of inputs
  // to the design, and will check the outputs.
  // Then, instantiate the design to be tested.
  wire an3, an2, an1, an0;
  wire ca, cb, cc, cd, ce, cf, cg, dp;
  reg [3:0] val3, val2, val1, val0;
  reg clk;
  // Instantiate the quad seven seg module.
  quad seven seg my quad (
    .clk(clk),
    .val3(val3),
    .val2(val2),
    .val1(val1),
    .val0(val0),
    .an3(an3),
    .an2(an2),
    .an1(an1),
    .an0(an0),
    .ca(ca),
    .cb(cb),
    .cc(cc),
    .cd(cd),
    .ce(ce),
```

```
.cf(cf),
    .cg(cg),
    .dp(dp)
  );
  // Describe a simulation process that generates
  // a clock signal. The clock is 100 MHz.
  always
 begin
   clk = 1'b0;
   #5;
   clk = 1'b1;
    #5;
  end
  // Describe a simulation process that assigns values
  // to the input signals and checks the outputs. This
  // template is meant to get you started, you can modify
 // it as you see fit. If you simply run it as provided
 // you will need to visually inspect the output waveforms
 // to see if they make sense...
  initial
 begin
    $display("If simulation ends before the testbench");
    $display("completes, use the menu option to run all.");
    // This should get "0 1 2 3 " on the display.
   val3 <= 4'h0;</pre>
   val2 <= 4'h1;</pre>
   val1 <= 4'h2;</pre>
    val0 <= 4'h3;</pre>
    $display("Prepare to wait a long time...");
    $display("Checkpoint, simulation time is %t",$time);
    #5000000;
    $display("Checkpoint, simulation time is %t",$time);
    // End the simulation.
    $display("Simulation is over, check the waveforms.");
    $stop;
  end
endmodule
```

Synthesizing the Design

Synthesize your design exactly as you did in the tutorial. Do not forget to check the reports. As a general practice, you will want to review all errors and warnings. These point to areas of concern that you should either address or justify.

Implementing the Design

Before you implement your design, you will need to add a constraints file. The following constraints are similar in nature to those used in the tutorial, with one new type of constraint for the clock input:

```
# Constraints for CLK
set property PACKAGE PIN H16 [get ports clk]
set property IOSTANDARD LVCMOS33 [get ports clk]
create clock -name external clock -period 10.00 [get ports clk]
# Constraints for SWO
set property PACKAGE PIN R17 [get ports {val0[0]}]
set property IOSTANDARD LVCMOS33 [get ports {val0[0]}]
# Constraints for SW1
set property PACKAGE PIN U20 [get ports {val0[1]}]
set property IOSTANDARD LVCMOS33 [get ports {val0[1]}]
# Constraints for SW2
set property PACKAGE PIN R16 [get ports {val0[2]}]
set property IOSTANDARD LVCMOS33 [get ports {val0[2]}]
# Constraints for SW3
set property PACKAGE PIN N16 [get ports {val0[3]}]
set property IOSTANDARD LVCMOS33 [get ports {val0[3]}]
# Constraints for SW4
set property PACKAGE_PIN R14 [get_ports {val1[0]}]
set property IOSTANDARD LVCMOS33 [get ports {val1[0]}]
# Constraints for SW5
set property PACKAGE_PIN P14 [get_ports {val1[1]}]
set property IOSTANDARD LVCMOS33 [get ports {val1[1]}]
# Constraints for SW6
set property PACKAGE PIN L15 [get ports {val1[2]}]
set property IOSTANDARD LVCMOS33 [get ports {val1[2]}]
# Constraints for SW7
set property PACKAGE PIN M15 [get ports {val1[3]}]
set property IOSTANDARD LVCMOS33 [get ports {val1[3]}]
# Constraints for SW8
set property PACKAGE PIN T10 [get ports {val2[0]}]
set property IOSTANDARD LVCMOS33 [get ports {val2[0]}]
# Constraints for SW9
set property PACKAGE PIN T12 [get ports {val2[1]}]
set property IOSTANDARD LVCMOS33 [get ports {val2[1]}]
# Constraints for SW10
set property PACKAGE PIN T11 [get ports {val2[2]}]
set property IOSTANDARD LVCMOS33 [get ports {val2[2]}]
# Constraints for SW11
set property PACKAGE PIN T14 [get ports {val2[3]}]
```

```
set property IOSTANDARD LVCMOS33 [get ports {val2[3]}]
# Constraints for SW12 (actually, BTN0)
set property PACKAGE PIN W14 [get ports {val3[0]}]
set property IOSTANDARD LVCMOS33 [get ports {val3[0]}]
# Constraints for SW13 (actually, BTN1)
set property PACKAGE PIN W13 [get ports {val3[1]}]
set property IOSTANDARD LVCMOS33 [get ports {val3[1]}]
# Constraints for SW14 (actually, BTN2)
set property PACKAGE PIN P15 [get ports {val3[2]}]
set property IOSTANDARD LVCMOS33 [get ports {val3[2]}]
# Constraints for SW15 (actually, BTN3)
set_property PACKAGE_PIN M14 [get_ports {val3[3]}]
set property IOSTANDARD LVCMOS33 [get ports {val3[3]}]
# Constraints for CA
set property PACKAGE PIN K14 [get ports {ca}]
set property IOSTANDARD LVCMOS33 [get ports {ca}]
# Constraints for CB
set property PACKAGE PIN H15 [get ports {cb}]
set property IOSTANDARD LVCMOS33 [get ports {cb}]
# Constraints for CC
set property PACKAGE PIN J18 [get ports {cc}]
set property IOSTANDARD LVCMOS33 [get ports {cc}]
# Constraints for CD
set_property PACKAGE_PIN J15 [get_ports {cd}]
set property IOSTANDARD LVCMOS33 [get ports {cd}]
# Constraints for CE
set property PACKAGE PIN M17 [get ports {ce}]
set property IOSTANDARD LVCMOS33 [get ports {ce}]
# Constraints for CF
set property PACKAGE PIN J16 [get ports {cf}]
set property IOSTANDARD LVCMOS33 [get ports {cf}]
# Constraints for CG
set_property PACKAGE_PIN H18 [get_ports {cg}]
set property IOSTANDARD LVCMOS33 [get ports {cg}]
# Constraints for DP
set property PACKAGE PIN K18 [get ports dp]
set property IOSTANDARD LVCMOS33 [get ports dp]
# Constraints for ANO
set property PACKAGE PIN K19 [get ports {an0}]
set_property IOSTANDARD LVCMOS33 [get ports {an0}]
# Constraints for AN1
set property PACKAGE PIN H17 [get ports {an1}]
set property IOSTANDARD LVCMOS33 [get ports {an1}]
```

```
# Constraints for AN2
set_property PACKAGE_PIN M18 [get_ports {an2}]
set_property IOSTANDARD LVCMOS33 [get_ports {an2}]
# Constraints for AN3
set_property PACKAGE_PIN L16 [get_ports {an3}]
set property IOSTANDARD LVCMOS33 [get ports {an3}]
```

The additional constraint for the clock input gives a "name" to the clock and tells the implementation tools the period of the clock – in this case 10.00 ns, the period of a 100 MHz clock. The implementation tools are timing driven, meaning they will make choices in placement and routing in an effort to achieve a result that will run at or above the specified clock frequency.

Do not forget to check the reports. As a general practice, you will want to review all errors and warnings. If the design fails one or more timing specifications the reports will indicate this is the case.

Test your design in hardware. Does the circuit behave as you expect? If it does not, seek assistance. Once you are confident it works properly, demonstrate your final result to the instructor.

Laboratory Hand-In Requirements

Once you have completed a working design, prepare for the submission process. You are required to demonstrate a working design. You are also required to submit an archive of your project in the form of a ZIP file. Use the Vivado "File" \rightarrow "Project" \rightarrow "Archive..." option to create the ZIP file. Name the archive lab2 yourlastname yourfirstname.zip.

You will submit your archive to the instructor through Canvas by the due date and time along with a narrated video of your demonstration. If your circuit is not completely functional by the due date, you should demonstrate and turn in what you have accomplished to receive partial credit. See the syllabus for the late penalty guideline.