

64-pt FFT 결과보고서

전기전자공학부
201810528 고려욱
201810845 박종혁

<SDK 출력 결과>

```
COM5 - Tera Term VT
메뉴(F) 수정(E) 설정(S) 제어(O) 창(W) 도움말(H)

<64-point Fourier Transform>
<Number of Iterations : 64>

Measured Accuracy (vs Floating Point): NSR(dB) = -57.459

Measured Accuracy (vs RTL): NSR(dB) = -inf


-----Benchmarking Start-----
Case 0: FFT Reference
Nr,      Max,      Min,      Average,  Fltr Avg,  Fltr_Avg(us)
10,      340108,    339836,    339939,    339931,    1019.793
Case 1: FFT Optimization
Nr,      Max,      Min,      Average,  Fltr Avg,  Fltr_Avg(us)
10,      184336,    184250,    184265,    184258,    552.774
----Benchmarking Complete----

HW FFT is x1.85 faster than Reference
```



▶ ILA 파형 – 처음 Input data가 FFT module에 들어가는 부분




▶ ILA 파형 – FFT module의 마지막 출력 부분



► IDLE, Stage1, Stage2



<Synthesis Timing simulation>



signal : 00c3fddfbbd15

```
4095 : signal : 00c3fddff6f7d Temp : 000000003b268
```

```
noise : 00000000000000-dec :      0, signal : 00c3fddff6f7d-dec : 13468446977917
```

Divided : 0.000000000000000000000000

NSR : -inf

< Post - Implementation Simulation Timing >



```
4095 : signal : 00c3fdfff6f7d Temp : 000000003b268
```

```
noise : 00000000000000-dec :      0, signal : 00c3fddff6f7d-dec :    13468446977917
```

Divided : 0.000000000000000000000000

NSR : -inf

run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2386.477 ; gain = 0.000

< Timing Summary - clock period : 20ns >

Design Timing Summary					
Setup		Hold		Pulse Width	
Worst Negative Slack (WNS): 8.054 ns		Worst Hold Slack (WHS): 0.025 ns		Worst Pulse Width Slack (WPWS): 8.750 ns	
Total Negative Slack (TNS): 0.000 ns		Total Hold Slack (THS): 0.000 ns		Total Pulse Width Negative Slack (TPWS): 0.000 ns	
Number of Failing Endpoints: 0		Number of Failing Endpoints: 0		Number of Failing Endpoints: 0	
Total Number of Endpoints: 25786		Total Number of Endpoints: 25786		Total Number of Endpoints: 13904	
All user specified timing constraints are met.					

• Positive Slack

Summary	
Name	Path 1
Slack	8.054ns
Source	design_1_i/axis_ft_64pt_0/inst/TopFFT/BMEMU0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinitram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Destination	design_1_i/axis_ft_64pt_0/inst/TopFFT/FFTcore/FFT/MULT/MULT_re/C[40] (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0 (rise@0.000ns fall@10.000ns period=20.000ns))
Path Group	clk_fpga_0
Path Type	Setup (Max at Slow Process Corner)
Requirement	20.000ns (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
Data Path Delay	9.932ns (logic 6.419ns (64.632%) route 3.513ns (35.368%))
Logic Levels	2 (DSP48E1=1 LUT6=1)
Clock Path Skew	-0.011ns
Clock Un...rtaintv	0.302ns

• Critical path delay : 9.932ns

<Verilog Code>

▶ 레지스터 변수 및 파라미터 선언

```
51 reg [6:0] cnt, cnt_out, cnt_in;  
52 reg [5:0] cnt_addr, cnt_cr;  
53 reg [3:0] cstate, nstate;  
54 reg cstate_in, nstate_in, cstate_out, nstate_out; // IDLE : 0, RUN : 1  
55  
56  
57 localparam  
58     IDLE    = 4'b0000,  
59     RUN     = 4'b0001,  
60     Stage1  = 4'b0100,  
61     Stage2  = 4'b0101,  
62     Stage3  = 4'b0110,  
63     Stage4  = 4'b0111,  
64     Stage5  = 4'b1000,  
65     Stage6  = 4'b1001;
```

· cnt_addr, cnt_cr 추가적으로 선언

▶ cnt, cnt_cr

```
67 always@(posedge clk) begin  
68     if(!nrst) begin  
69         cnt <= 0;  
70         cnt_cr <= 0;  
71     end  
72     else begin  
73         if(in_vld == 1'b0 && out_rdy == 1'b0) begin  
74             cnt <= 0;  
75             cnt_cr <= 0;  
76         end  
77         else if(cnt == 7'd66) begin  
78             cnt <= 0;  
79             cnt_cr <= 0;  
80         end  
81         else if(cstate == IDLE) begin  
82             cnt <= 0;  
83             cnt_cr <= 0;  
84         end  
85         else begin  
86             cnt <= cnt + 5'd1;  
87             cnt_cr <= cnt;  
88         end  
89     end  
90 end
```

cnt : 0~66 카운터

- in_vld와 out_rdy가 모두 0일때 카운터 초기화
- cstate == IDLE 일때 카운터 초기화

cnt_cr : addr_CROM을 위한 카운터

- cnt의 1 clock delay된 카운터

▶ cnt_addr

```
92  /* Stage 2, 4, 6의 addr_AMEM와 Stage1, 3, 5의 addr_BMEM를 위한 cnt의 2 clock delay된 카운터 */
93  always@(posedge clk) begin
94      if(!nrst) begin
95          cnt_addr <= -1;
96      end
97      else begin
98          if(in_vld == 1'b0 && out_rdy == 1'b0) begin // 둘 다 0일때 FFT 종료
99              cnt_addr <= -1;
100          end
101          else if(cnt_addr == 7'd63) begin
102              cnt_addr <= 0;
103          end
104          else if(cstate == IDLE && in_rdy == 1 && in_vld == 1) begin // IDLE 일때
105              cnt_addr <= cnt_addr + 4'd1;
106          end
107          else begin // Stage 1, 2, 3, 4, 5, 6
108              if(cnt > 2) begin
109                  cnt_addr <= cnt - 2;
110              end
111              else
112                  cnt_addr <= 0;
113          end
114      end
115  end
```

cnt_addr : Stage 2, 4, 6의 addr_AMEM와 Stage1, 3, 5의 addr_BMEM를 위한 0~63 카운터

- IDLE && in_rdy == 1 & in_vld == 1 : 일반적인 카운터로 작동
- 나머지 state에서는 cnt의 2 clock period delay된 카운터로 동작

▶ cnt_in 선언

```
117  /* cnt_in */
118  always@(posedge clk) begin
119      if (!nrst) begin
120          cnt_in <= -1;
121      end
122      else if(in_vld == 1'b0 && out_rdy == 1'b0) begin // handshake 성립 안될 시, 종료
123          cnt_in <= -1;
124      end
125      else begin
126          case (cstate)
127              IDLE : begin // IDLE
128                  if(cnt_in == 7'd63) begin
129                      cnt_in <= 0;
130                  end
131                  else begin
132                      if(in_vld == 1'b1 && in_rdy == 1'b1) begin // only when handshaking, cnt_in count
133                          cnt_in <= cnt_in + 5'd1;
134                      end
135                      else begin
136                          cnt_in <= 0;
137                      end
138                  end
139              end
140              Stage6 : begin // Stage6
141                  if(cnt_in == 7'd63) begin
142                      cnt_in <= 0;
143                  end
144                  else if(cnt == 0) begin
145                      cnt_in <= -2; // -2로 시작하므로써, cnt_in의 시작 전을 나타낸다
146                  end
147                  else begin
148                      cnt_in <= cnt_in + 5'd1;
149                  end
150              end
151              default begin
152                  cnt_in <= 0;
153              end
154          endcase
155      end
156  end
```

cnt_in : input값을 입력하기 위한 카운터

- hand shake 성립 안될 시 종료
- IDLE : hand shake 성립 시, 0~15 카운터로 작동
- Stage4 : cnt=3일 때 0부터 시작이므로, cnt=0일 때 -2부터 시작하므로써 cnt_in 카운터 작동

▶ cnt_out 선언

```
158  /* cnt_out */
159  always@(posedge clk) begin
160      if(!nrst) begin
161          cnt_out <= 0;
162      end
163      else begin
164          if(in_vld == 1'b0 && out_rdy == 1'b0) begin
165              cnt_out <= 0;
166          end
167          else if(cnt_out == 7'd64) begin
168              cnt_out <= 0;
169          end
170          else if(cstate_out == RUN) begin
171              cnt_out <= cnt_out + 5'd1;
172          end
173          else begin
174              cnt_out <= 0;
175          end
176      end
177  end
```

cnt_out : output값을 출력하기 위한 카운터

- hand shake 성립 안될 시 종료
- cstate_out == RUN 일때, 카운터 동작

▶ F/F 선언

```
180  always @(posedge clk)
181  begin
182      if(!nrst) begin
183          cstate <= IDLE;
184          cstate_in <= IDLE[0];
185          cstate_out <= IDLE;
186      end
187      else if ( in_vld == 1'b0 && out_rdy == 1'b0) begin    // hand shake 성립 안될 시, 모든 state = IDLE, FFT 종료
188          cstate <= IDLE;
189          cstate_in <= IDLE[0];
190          cstate_out <= IDLE;
191      end
192      else begin
193          cstate <= nstate;
194          cstate_in <= nstate_in;
195          cstate_out <= nstate_out;
196      end
197  end
```

F/F : state를 바꿔주기 위한 Flip Flop

- hand shake 성립 안될 시, 모든 state를 IDLE 처리해 FFT module를 종료한다.

▶ Next State를 위한 Combination Logic 선언 – cstate

```
199  /* cstate, cstate_in, cstate_out */
200  always @(*) begin
201      case(cstate)
202          IDLE : begin
203              if(in_vld == 1'b1 && cnt_in == 7'd63) begin
204                  nstate <= Stage1;
205              end
206              else begin
207                  nstate <= IDLE;
208              end
209          end
210          Stage1 : begin
211              if(cnt == 7'd66) begin
212                  nstate <= Stage2;
213              end
214              else begin
215                  nstate <= Stage1;
216              end
217          end
218          Stage2 : begin
219              if(cnt == 7'd66) begin
220                  nstate <= Stage3;
221              end
222              else begin
223                  nstate <= Stage2;
224              end
225          end
226          Stage3 : begin
227              if(cnt == 7'd66) begin
228                  nstate <= Stage4;
229              end
230              else begin
231                  nstate <= Stage3;
232              end
233          end
234          Stage4 : begin
235              if(cnt == 7'd66) begin
236                  nstate <= Stage5;
237              end
238              else begin
239                  nstate <= Stage4;
240              end
241          end
242          Stage5 : begin
243              if(cnt == 7'd66) begin
244                  nstate <= Stage6;
245              end
246              else begin
247                  nstate <= Stage5;
248              end
249          end
250          Stage6 : begin
251              if(cnt == 7'd66) begin
252                  nstate <= Stage1;
253              end
254              else begin
255                  nstate <= Stage6;
256              end
257          end
258          default : nstate <= IDLE;
259      endcase
260  end
```

- default를 설정하므로써, 불필요한 Latch 제거
- IDLE일때는 맨 처음 입력값이 들어오는 단계
이므로, 63가 될 때 state 변경
- 나머지 state에서는 cnt가 66이 될 때마다
state 바뀌도록 설정

▶ Next State를 위한 Combination Logic 선언 – cstate_in

```

261 // cnt_in 카운터만 사용해서 cstate_in의 case로 구성
262 case(cstate_in)
263     IDLE[0] : begin
264         if((cstate == IDLE && in_vld == 1) || (cstate == Stage6 && cnt_in == 7'b1111111)) begin // cnt_in = -1 일때, RUN
265             nstate_in <= RUN[0];
266         end
267         else begin
268             nstate_in <= IDLE[0];
269         end
270     end
271
272     RUN[0] : begin
273         if((cstate == IDLE || cstate == Stage6) && cnt_in == 7'd63) begin // 63 달성시 IDLE로 복구
274             nstate_in <= IDLE[0];
275         end
276         else begin
277             nstate_in <= RUN[0];
278         end
279     end
280     default : nstate_in <= RUN[0];
281 endcase

```

- cnt_in 카운터만 사용하여 구성해 복잡도를 줄임
- IDLE : cnt_in이 -1일 때 RUN으로 변화
- RUN : cnt_in이 63일 때, 다시 IDLE로 변화

▶ Next State를 위한 Combination Logic 선언 – cstate_out

```

283 case(cstate_out)
284     IDLE[0] : begin
285         if(cstate == Stage6 && cnt == 7'd66) begin
286             nstate_out <= RUN[0];
287         end
288         else begin
289             nstate_out <= IDLE[0];
290         end
291     end
292
293     RUN[0] : begin
294         if(cnt_out == 64) begin
295             nstate_out <= IDLE[0];
296         end
297         else begin
298             nstate_out <= RUN[0];
299         end
300     end
301     default : nstate_out <= IDLE[0];
302 endcase
303 end

```

- IDLE : 현재 state가 Stage6이고, cnt가 66가 됐을 때, RUN으로 변화
- RUN : 64개의 출력을 위한, 카운트가 끝난 후, 다시 IDLE로 변화

▶ en_REG_A, en_REG_B, en_REG_C

```

307 assign en_REG_A = cnt[0];
308
309 always @(posedge clk)
310 begin
311     if(!nrst) begin
312         en_REG_B <= 0;
313         en_REG_C <= 0;
314     end
315     else if(cstate != IDLE) begin
316         en_REG_B <= en_REG_A; // delay
317         en_REG_C <= en_REG_B; // delay
318     end
319     else begin
320         en_REG_B <= 0;
321         en_REG_C <= 0;
322     end
323 end

```

- en_REG_A를 cnt의 LSB로 설정
- non-blocking 할당문을 통해 delay를 걸어주었다.

▶ addr_CROM 할당

```
324
325 assign addr_CROM = (cnt > 0 && cnt < 65) ? (cstate == Stage1 ? 0 : (cstate == Stage2 ? cnt_cr[1] * 16 :
326 (cstate == Stage3 ? 8*cnt_cr[1]+16*cnt_cr[2] : (cstate == Stage4 ? 4*cnt_cr[1]+8*cnt_cr[2]+16*cnt_cr[3] :
327 (cstate == Stage5 ? 2*cnt_cr[1]+4*cnt_cr[2]+8*cnt_cr[3]+16*cnt_cr[4] :
328 (cstate == Stage6 ? 1*cnt_cr[1]+2*cnt_cr[2]+4*cnt_cr[3]+8*cnt_cr[4]+16*cnt_cr[5] : 0)))))) : 0;
329
330
```

- 삼항 연산자를 통해 여러 조건에 따라 addr_CROM 할당
- **기본 전제** : $0 < \text{cnt} < 65$ 일때 만 참
- **Stage 1** : 전부 0
- **Stage 2** : cnt_cr[1]를 활용해 주소 나타내었다
- **Stage 3** : cnt_cr[1]과 cnt_cr[2] 활용
- **Stage 4** : cnt_cr[1], cnt_cr[2], cnt_cr[3] 활용
- **Stage 5** : cnt_cr[1], cnt_cr[2], cnt_cr[3], cnt_cr[4] 활용
- **Stage 6** : cnt_cr[1], cnt_cr[2], cnt_cr[3], cnt_cr[4], cnt_cr[5] 활용

▶ out_vld, in_rdy 할당

```
331 assign out_vld = cstate_out && cnt_out; // cnt_out >= 1 부터 참
332 assign in_rdy = cstate_in; // cstate_in == RUN 일때 in_rdy = 1
333
```

- **out_vld** : cstate_out = RUN이고 cnt_out가 1 이상일 때부터 참
- **in_rdy** : cstate_in = RUN일 때 참

▶ we_AMEM, we_BMEM, we_OMEM 할당

```
334 assign we_AMEM = (cstate == Stage1 || cstate == Stage3 || cstate == Stage5) ? 1 : (cstate == IDLE ? 0 : (cnt < 3 ? 1 : 0));
335 assign we_BMEM = (cstate == Stage2 || cstate == Stage4 || cstate == Stage6) ? 1 : (cstate == IDLE ? 1 : (cnt < 3 ? 1 : 0));
336 assign we_OMEM = (cstate == Stage6 && cnt >= 3) ? 0 : 1;
```

- 제공된 Timing diagram을 참고해 삼항 연산자를 통해 신호 할당

▶ sel_input, sel_res, sel_mem 할당

```
337
338 assign sel_input = in_rdy;
339 assign sel_res = en_REG_C;
340 assign sel_mem = (cstate == Stage2 || cstate == Stage4 || cstate == Stage6) ? 1 : 0;
341
```

- 제공된 Timing diagram을 참고해 신호를 알맞게 할당하였다.

▶ addr_AMEM, addr_BMEM, addr_OMEM 할당

```
349
350 // stage1 : 그대로, stage2 : 543201, stage3 : 543021, stage4 : 540321, stage5 : 504321, stage6 : 012345
351 assign addr_AMEM = we_AMEM ? (cstate == Stage1 ? {cnt[5], cnt[4], cnt[3], cnt[2], cnt[1], cnt[0]}
352 : (cstate == Stage3 ? {cnt[5], cnt[4], cnt[3], cnt[0], cnt[2], cnt[1]}
353 : (cstate == Stage5 ? {cnt[5], cnt[0], cnt[4], cnt[3], cnt[2], cnt[1]} : 0 ))) // AMEM OUT
354 : (cstate == Stage2 ? {cnt_addr[5], cnt_addr[4], cnt_addr[3], cnt_addr[2], cnt_addr[0], cnt_addr[1]}
355 : (cstate == Stage4 ? {cnt[5], cnt[4], cnt[0], cnt[3], cnt[2], cnt[1]}
356 : {cnt_in[0], cnt_in[1], cnt_in[2], cnt_in[3], cnt_in[4], cnt_in[5]})); // AMEM IN
357
358 // stage1 : 그대로, stage2 : 543201, stage3 : 543021, stage4 : 540321, stage5 : 504321, stage6 : 054321
359 assign addr_BMEM = we_BMEM ? (cstate == Stage2 ? {cnt[5], cnt[4], cnt[3], cnt[2], cnt[0], cnt[1]}
360 : (cstate == Stage4 ? {cnt[5], cnt[4], cnt[0], cnt[3], cnt[2], cnt[1]}
361 : (cstate == Stage6 ? {cnt[0], cnt[5], cnt[4], cnt[3], cnt[2], cnt[1]} : 0 ))) // BMEM OUT
362 : (cstate == Stage1 ? {cnt_addr[5], cnt_addr[4], cnt_addr[3], cnt_addr[2], cnt_addr[1], cnt_addr[0]}
363 : (cstate == Stage3 ? {cnt_addr[5], cnt_addr[4], cnt_addr[3], cnt_addr[0], cnt_addr[2], cnt_addr[1]}
364 : {cnt_addr[5], cnt_addr[0], cnt_addr[4], cnt_addr[3], cnt_addr[2], cnt_addr[1]})); // BMEM IN (1, 3, 5)
365
366 assign addr_OMEM = !(we_OMEM) ? {cnt_addr[0], cnt_addr[5], cnt_addr[4], cnt_addr[3], cnt_addr[2], cnt_addr[1]}
367 : {cnt_out[5], cnt_out[4], cnt_out[3], cnt_out[2], cnt_out[1], cnt_out[0]};
368
369 ///////////////Edit code above!/////////////////
370 ///////////////////////////////////////////////////
371
372 endmodule
```

- **addr_AMEM** : Stage1, Stage3, Stage5일때는 cnt를 활용해 규칙성을 찾아 신호 설정, Stage2, Stage4, Stage6일때는 cnt_addr를 활용해 신호 설정하였다.
- **addr_BMEM** : addr_BMEM과 마찬가지로, Stage1, Stage3, Stage5에서는 cnt를 활용, Stage2, Stage4, Stage6에서는 cnt_addr를 활용해 신호를 설정하였다.
- **addr_OMEM** : cnt_addr과 cnt_out를 활용해 신호를 설정하였다.