ESE 345: Computer Architecture

Pipelined SIMD Multimedia Unit Design

Part 1: Multimedia Arithmetic Logic Unit

Kyle Han 113799110

Summer Wang 113961753

Table of Contents

About	·3
Load Immediate	_
Load Immediate Test 1	
Load Immediate Test 2	
Load Immediate Test 3	
R4 Instructions	4
R4 Instruction: 000 - Integer Multiply-Add Low w/ Saturation	4
R4 Instruction: 001 - Integer Multiply-Add High w/ Saturation	5
R4 Instruction: 010 - Integer Multiply-Subtraction Low w/ Saturation	6
R4 Instruction: 011 - Integer Multiply-Subtraction High w/ Saturation	7
R4 Instruction: 100 - Long Multiply-Add Low w/ Saturation (Overflow and Underflow)	8
R4 Instruction: 100 - Long Multiply-Add Low w/ Saturation (Normal Operation)	9
R4 Instruction: 101 - Long Multiply-Add High w/ Saturation (Normal Operation)	10
R4 Instruction: 101 - Long Multiply-Add High w/ Saturation (Overflow and Underflow)	11
R4 Instruction: 110 - Long Multiply-Subtraction Low w/ Saturation (Normal Operation)	12
R4 Instruction: 110 - Long Multiply-Subtraction Low w/ Saturation (Overflow and Underflow)	13
R4 Instruction: 111 - Long Multiply-Subtraction High w/ Saturation (Normal Operation)	14
R4 Instruction: 111 - Long Multiply-Subtraction High w/ Saturation (Overflow and Underflow)	15
R3 Instructions	16
R3 Instruction: 0000 - NOP	_
R3 Instruction: 0001 - SHRHI (Test 1)	16
R3 Instruction: 0001 - SHRHI (Test 2)	16
R3 Instruction: 0001 - SHRHI (Test 3)	16
R3 Instruction: 0010 - AU	16
R3 Instruction: 0011 - CNT1H	17
R3 Instruction: 0100 - AHS	17
R3 Instruction: 0101 - OR	18
R3 Instruction: 0110 - BCW	18
R3 Instruction: 0111 - MAXWS	18
R3 Instruction: 1000 - MINWS	18
R3 Instruction: 1001 - MLHU	19
R3 Instruction: 1010 - MLHSS	19
R3 Instruction: 1011 - AND	19
R3 Instruction: 1100 - INVB	20
R3 Instruction: 1101 ROTW	20
R3 Instruction: 1110 SFWU	20
R3 Instruction: 1111 - SFHS	21

About

This project report shows the various testing steps and implementation strategies of the ALU. All registers have been hard coded as 00000, as the registers are not yet specified in this part of the ALU. We will be loading the registers values through the inputs Rs1, Rs2, and Rs3. Rd is our output no matter what. Our Opcode is defined here as "wordIn", since R3 instructions technically have their own opcode.

Code

All code for this project can be found at the following github repo:

https://github.com/Kyleh2420/Pipelined-SIMD-Multimedia-Unit

For the sake of conciseness, I will not be including the code functions themselves in this document. All code has been written conditionally using only VHDL language that can be synthesized. The hope is to be able to synthesize and actually implement the whole project on a FPGA. For the sake of this project, we have coded the ALU behaviorally.

Load Immediate

Load Immediate Test 1

Word In: 0 001 0000 1111 0000 1111 00000

Explanation: Rd, the destination register should now have the 16 bit value defined (0x0F0F0) in the 1st index.

Simulation Result:

Signal name	Value	10 12 14 16 18	20
лг clk	0	19 555 ps	
∄ JU wordIn	0001000011110000111100000	0001000011110000111100000	\Box X
⊕ лг rs3	บบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบ	000000000000000000000000000000000000000	
⊞ лг rs2	000000040000003000000040000001F	0000004000000300000040000001F	
⊞ лг rs1	0123456789ABCDEF0123456789ABCDEF	0123456789ABCDEF0123456789ABCDEF	
⊕ лт rd	70123456F13579BD701234560F0F9BDF	70123456F13579BD701234560F0F9BDF	

Load Immediate Test 2

Word In: 0 010 1100111100101111 00000

Explanation: Rd, the destination register should now have the 16 bit value defined (0xCF2F) in the 2st index.

Simulation Result:

Signal name	Value	20 22 24 26 28	30	ns
лг clk	0		28 921 ps	^
⊞ J II wordIn	0010110011110010111100000	0010110011110010111100000	X	
⊞ лт rs3	000000000000000000000000000000000000	000000000000000000000000000000000000000		
⊞ лг rs2	000000040000003000000040000001F	000000400000030000004000001F		
⊞.ЛГ rs1	0123456789ABCDEF0123456789ABCDEF	0123456789ABCDEF0123456789ABCDEF		
⊞ лт rd	70123456F13579BD7012CF2F0F0F9BDF	70123456F13579BD7012CF2F0F0F9BDF	X	

Load Immediate Test 3

Word In: 0 000 110000000100011 00000

Explanation: Rd, the destination register should now have the 16 bit value defined (0x4023) in the 0st index.

Signal name	Value	32 34 36 38	40
лг clk	0		39 092 ps
⊞ J wordln	000001000000010001100000	000001000000010001100000	
⊞ л ι rs3	000000000000000000000000000000000000	000000000000000000000000000000000000000	
∄ Л Γ rs2	000000040000003000000040000001F	00000004000000300000040000001F	Х
∄ Л Γ rs1	0123456789ABCDEF0123456789ABCDEF	0123456789ABCDEF0123456789ABCDEF	X
⊞ лт rd	70123456F13579BD7012CF2F0F0F4023	70123456F13579BD7012CF2F0F0F4023	X

R4 Instructions

R4 Instruction: 000 - Integer Multiply-Add Low w/ Saturation

Explanation: Multiply the two low 16 bit values in R2 and R3 together. Then, add the 32-bit value in R1.

3rd	2nd	1st	Oth
Testing the normal operation	Testing the normal operation	Testing the overflow portion	Set the 0th set of 32 bits of rs1 to 3
Set the 1st set of 32 bits of rs1 to 0x8000_0000, the lowest	Set the 1st set of 32 bits of rs1 to 0x1000 0000, the lowest	Set the 1st set of 32 bits of rs1 to 0x7FFF FFFC, the	Set the 0th set of 32 bits of rs2 to 5
32 bit number	32 bit number	hightest 32 bit number - 3	Set the 0th set of 32 bits of rs3 to 5
Set the 1st set of 16 bits of rs2 to 0x8000, The lowest 16 bit number	Set the 1st set of 16 bits of rs2 to 0x0000, 0	Set the 1st set of 16 bits of rs2 to 0x7FFF, the	That is: (5*5) + 3 = 28, which is 0x0_001C
Set the 1st set of 16 bits of rs3 to 0x7FFF,	Set the 1st set of 16 bits of rs3 to 0x0000, 0	highest 16 bitSet the 1st set of 16	
The Highest 16 bit number	That is: (0*0) = 0 - 4,294,967,296 =	bits of rs3 to 0x0002, 2	
That is: (32,767*-32,768) = -1,073,709,056 -	-4,294,967,296, or 0x1000_0000	That is: (32,767*2) = 65,534 + 4,294,967,296 = 4,295,032,830, which overflowed	
2147483647 = Saturate to 8000_0000		Therefore, saturation should set it at 0x7FFF_FFFF	

Signal name	Value	100 102 104 106 110		
лг clk	0		109 621 ps	
⊞ J II wordIn	100000000000000000000000000000000000000	X 10000000000000000000000	XX	
⊞ ЛГ rs3	00007FFF000000000000000000000000000000	X 00007FFF00000000000000200000005	X	
⊞ л г rs2	000080000000000000007FFF00000005	X 0000800000000000007FFF00000005	X	
⊞ л л rs1	8000000100000007FFFFFC00000003	X 800000010000007FFFFFC00000003		
⊞ лг rd	8000000100000007FFFFFF0000001C	X 800000010000007FFFFFF0000001C		

R4 Instruction: 001 - Integer Multiply-Add High w/ Saturation

Explanation: Multiply the two high 16 bit values in R2 and R3 together. Then, add the 32 bit value in R1.

3rd	2nd	1st	Oth
Testing the underflow operation	Testing the normal operation	Testing the overflow portion	Set the 0th set of 32 bits of rs1 to 3
Set the 1st set of 32 bits of rs1 to 0x8000_0000, the lowest	Set the 1st set of 32 bits of rs1 to 0x1000 0000, the lowest	Set the 1st set of 32 bits of rs1 to 0x7FFF FFFC, the	Set the 0th set of 32 bits of rs2 to 5
32 bit number	32 bit number	hightest 32 bit number -	Set the 0th set of 32 bits of rs3 to 5
Set the 1st set of 16 bits of rs2 to 0x8000, The lowest 16 bit number	Set the 1st set of 16 bits of rs2 to 0x0000, 0 Set the 1st set of 16	Set the 1st set of 16 bits of rs2 to 0x7FFF, the highest 16 bit	That is: (5*5) + 3 = 28, which is 0x0_001C
Set the 1st set of 16 bits of rs3 to 0x7FFF,	bits of rs3 to 0x0000, 0	Set the 1st set of 16	
The Highest 16 bit number	That is: (0*0) = 0 - 4,294,967,296 =	bits of rs3 to 0x0002, 2	
That is: (32,767*-32,768) = -1,073,709,056 - 2147483647 = Saturate	-4,294,967,296, or 0x1000_0000	That is: (32,767*2) = 65,534 + 4,294,967,296 = 4,295,032,830, which overflowed	
to 8000_0000		Therefore, saturation should set it at 0x7FFF_FFFF	

Signal name	Value	110 112 114 116 118	120
лг clk	0		118 856 ps
⊞ J wordln	1000100000000000000000000	X 1000100000000000000000000	X
⊕ .Π.Γ rs3	7FFF000000000000000200000050000	X 7FFF0000000000000200000050000	X
⊞ лг rs2	8000000000000007FFF00000050000	X 800000000000007FFF00000050000	X
∄ Л Г rs1	8000000100000007FFFFFC00000003	800000010000007FFFFFC00000003	X
⊕ лт rd	800000010000007FFFFFF000001C	800000010000007FFFFFF0000001C	X

R4 Instruction: 010 - Integer Multiply-Subtraction Low w/ Saturation

Function: Integer Multiply-Subtraction Low w/ Saturation

WordIn: 1 0 010 00000 00000 00000 00000 **Rs1:** 0x8000000800000007FFFFFF00000003 **Rs2:** 0x00007FFF00007FFF0000000100000005 **Rs3:** 0x00007FFF00007FFF000080000000005

Explanation: Multiply the two Low 16 bit values in R2 and R3 together. Then, subtract the 32 bit value in R1.

3rd	2nd	1st	Oth
Testing the Overflow operation	Testing the Overflow operation	Testing the Underflow portion	Set the 0th set of 32 bits of rs1 to 3
Testing the Overflow operation	Set the 1st set of 32 bits of rs1 to 0x8000 0000, the lowest	Set the 1st set of 32 bits of rs1 to 0x7FFF FFFF, the	Set the 0th set of 32 bits of rs2 to 5
Set the 1st set of 32 bits of rs1 to	32 bit number	highest 32 bit number	Set the 0th set of 32 bits of rs3 to 5
0x8000_0000, the lowest 32 bit number	Set the 1st set of 16 bits of rs2 to 0x7FFF, the	Set the 1st set of 16 bits of rs2 to 0x0001, 1	That is: (5*5) - 3 = 22,
Set the 1st set of 16	highest 16 bit	Set the 1st set of 16	which is 0b1_0110
bits of rs2 to 0x7FFF, the	Set the 1st set of 16	bits of rs3 to 0x8000, The	
highest 16 bit	bits of rs3 to 0x7FFF, the highest 16 bit	lowest 16 bit number	
Set the 1st set of 16		That is: (-32,768*1) =	
bits of rs3 to 0x7FFF, the highest 16 bit	That is: (32,767*32,767) =	-32768 - 2,147,483,647 = -2,147,516,415, which	
That is:	1,073,676,289 - -2,147,483,648 =	underflowed	
(32,767*32,767) =	3,221,159,937, which	Therefore, saturation	
1,073,676,289 - -2,147,483,648 =	overflowed	should set it at 0x8000_0000	
3,221,159,937, which	Therefore, saturation		
overflowed	should set it at 0x7FFF FFFF		
Therefore, saturation should set it at	_		
0x7FFF_FFFF			

Signal name	Value	122 124 126 128 130
лг clk	0	129 157 ps
⊞ J wordln	1001000000000000000000000	(1001000000000000000000000 X
⊞ .π rs3	00007FFF00007FFF0000800000000005	(00007FFF00007FFF000080000000005 X
⊞ л г rs2	00007FFF00007FFF0000000100000005	(00007FFF00007FFF000000100000005 X
⊕ ЛГ rs1	80000000800000007FFFFFFF00000003	(800000080000007FFFFFF000000 <mark>0</mark> 3
⊞ лт rd	7FFFFFFFFFFFFF80000000000016	/ 7FFFFFFFFFFFFFF800000000000000000000000

R4 Instruction: 011 - Integer Multiply-Subtraction High w/ Saturation

Function: Integer Multiply-Subtraction High w/ Saturation

WordIn: 1 0 010 00000 00000 00000 00000 **Rs1:** 0x8000000800000007FFFFFF00000003 **Rs2:** 0x00007FFF00007FFF0000000100000005 **Rs3:** 0x00007FFF00007FFF000080000000005

Explanation: Multiply the two high 16 bit values in R2 and R3 together. Then, subtract the 32 bit value in R1.


3rd	2nd	1st	Oth
Testing the Overflow operation	Testing the Overflow operation	Testing the Underflow portion	Set the 0th set of 32 bits of rs1 to 3
Testing the Overflow operation	Set the 1st set of 32 bits of rs1 to 0x8000 0000, the lowest	Set the 1st set of 32 bits of rs1 to 0x7FFF FFFF, the	Set the 0th set of 32 bits of rs2 to 5
Set the 1st set of 32 bits of rs1 to	32 bit number	highest 32 bit number	Set the 0th set of 32 bits of rs3 to 5
0x8000_0000, the lowest 32 bit number	Set the 1st set of 16 bits of rs2 to 0x7FFF, the	Set the 1st set of 16 bits of rs2 to 0x0001, 1	That is: (5*5) - 3 = 22,
Set the 1st set of 16	highest 16 bit	Set the 1st set of 16	which is 0b1_0110
bits of rs2 to 0x7FFF, the	Set the 1st set of 16	bits of rs3 to 0x8000, The	
highest 16 bit	bits of rs3 to 0x7FFF, the highest 16 bit	lowest 16 bit number	
Set the 1st set of 16		That is: (-32,768*1) =	
bits of rs3 to 0x7FFF, the highest 16 bit	That is: (32,767*32,767) =	-32768 - 2,147,483,647 = -2,147,516,415, which	
That is:	1,073,676,289 - -2,147,483,648 =	underflowed	
(32,767*32,767) =	3,221,159,937, which	Therefore, saturation	
1,073,676,289 - -2,147,483,648 =	overflowed	should set it at 0x8000_0000	
3,221,159,937, which	Therefore, saturation		
overflowed	should set it at 0x7FFF FFFF		
Therefore, saturation should set it at	_		
0x7FFF_FFFF			

Value	130 132 134 136 138	140
0		139 204 ps
1001100000000000000000000	100110000000000000000000	X
7FFF00007FFF00008000000000050000		X
7FFF00007FFF00000001000000050000	7FFF00007FFF000000100000050000	X
80000000800000007FFFFFFF00000003	800000080000007FFFFF60000003	X
7FFFFFF7FFFFFF80000000000016	7FFFFFFF7FFFFFF800000000000016	X
	0 100110000000000000000000000000000000	0 1001100000000000000000 X 100110000000000000000 7FFF00007FFF000080000000000000000 X 7FFF00007FFF000080000000000000 7FFF00007FFF0000000100000050000 X 7FFF00007FFF0000000100000050000 80000000800000007FFFFFFFF00000003 X 8000000800000007FFFFFFFFF00000003

R4 Instruction: 100 - Long Multiply-Add Low w/ Saturation (Overflow and Underflow)

Function: Long Multiply-Add Low w/ Saturation Wordln: 1 0 100 00000 00000 00000 00000 Rs1: 0x80000000800000007FFFFFF00000003 Rs2: 0x7FFF00007FFF0000000100000050000 Rs3: 0x7FFF00007FFF00008000000000050000

Explanation: Multiply the two low 32 bit values in R2 and R3 together. Then, add the 64 bit value in R1.



Signal name	Value	140 🕌 142 144 146 148	· · ns
лг clk	0		148 625 ps _ ^
⊞ JII wordIn	1010000000000000000000000	1010000000000000000000	
⊞ л г rs3	000000007FFFFFFF000000007FFFFFF	00000007FFFFFF00000007FFFFFF	
⊕ ЛГ rs2	00000008000000000000007FFFFFF	000000080000000000007FFFFFF	Х
⊞ лл rs1	80000000000000007FFFFFFFFFFFF	80000000000007FFFFFFFFFF	Х
⊞ лл rd	80000000000000007FFFFFFFFFFFF	X 800000000000007FFFFFFFFFF	Х

R4 Instruction: 100 - Long Multiply-Add Low w/ Saturation (Normal Operation)

Function: Long Multiply-Add Low w/ Saturation Wordln: 1 0 100 00000 00000 00000 00000 Rs1: 0x80000000800000007FFFFFF00000003 Rs2: 0x7FFF00007FFF0000000100000050000 Rs3: 0x7FFF00007FFF000080000000000050000

Explanation: Multiply the two Low 32 bit values in R2 and R3 together. Then, add the 64 bit value in R1.

--1st

--Normal Operation

--Set the 1st set of 64 bits of rs1 to

0x0000_0000_000F_4240, the lowest 64 bit number

--Set the 1st set of 32 bits of rs2 to 0x7FFF_FFFF, The highest 32 bit number

--Set the 1st set of 32 bits of rs3 to 0x7FFF_FFFF, The highest 32 bit number

--That is: (2147483647 * 2147483647) + 1000000 =

4,611,686,014,133,420,609 --Expect: 3FFFFFF000F4241 --0th

--Normal Operation

--Set the 1st set of 64 bits of rs1 to

0x0000_0000_000F_4240, the lowest 64 bit number

--Set the 1st set of 32 bits of rs2 to 0x7FFF_FFFF, The highest 32 bit number

--Set the 1st set of 32 bits of rs3 to 0x7FFF_FFFF, The highest 32 bit number

--That is: (2147483647 * 2147483647) + 1000000 = 4,611,686,014,133,420,609

--Expect: 3FFFFFF000F4241

Value	150 152 154 156 158	160 n
0		158 515 ps
1010000000000000000000000	1010000000000000000000	
000000007FFFFFFF000000007FFFFFFF	00000007FFFFFF00000007FFFFFF	
000000007FFFFFFF000000007FFFFFFF	000000007FFFFFF000000007FFFFFF	X
0000000000F42400000000000F4240	X 0000000000F424000000000F4240	
3FFFFFF000F42413FFFFFF000F4241	X 3FFFFFF000F42413FFFFFF000F4241	
	0 1010000000000000000000000 00000007FFFFFFF00000007FFFFFFF 00000000	0

R4 Instruction: 101 - Long Multiply-Add High w/ Saturation (Normal Operation)

Explanation: Multiply the two high 32 bit values in R2 and R3 together. Then, add the 64 bit value in R1.

--1st

--Normal Operation

--Set the 1st set of 64 bits of rs1 to

0x0000_0000_000F_4240, the lowest 64 bit number

--Set the 1st set of 32 bits of rs2 to 0x7FFF_FFFF, The highest 32 bit number

--Set the 1st set of 32 bits of rs3 to 0x7FFF_FFFF, The highest 32 bit number

--That is: (2147483647 * 2147483647) + 1000000 =

4,611,686,014,133,420,609 --Expect: 3FFFFFF000F4241 --0th

--Normal Operation

--Set the 1st set of 64 bits of rs1 to

0x0000_0000_000F_4240, the lowest 64 bit number

--Set the 1st set of 32 bits of rs2 to 0x7FFF_FFFF, The highest 32 bit number

--Set the 1st set of 32 bits of rs3 to 0x7FFF_FFFF, The highest 32 bit number

--That is: (2147483647 * 2147483647) + 1000000 = 4,611,686,014,133,420,609

--Expect: 3FFFFFF000F4241

			1	4
Signal name	Value	158 160 162 164 166 168		ns
лг clk	0	16	7 869 ps	_ ^
⊞ J wordin	1010100000000000000000000	X 101010000000000000000		
⊕ .πr rs3	7FFFFFF000000007FFFFFF00000000			
∄ ЛГ rs2	7FFFFFF000000007FFFFFF00000000	X 7FFFFFF00000007FFFFFF00000000		\supset X
⊞ л и rs1	0000000000F42400000000000F4240	0000000000F42400000000F4240		\overline{X}
⊕ лт rd	3FFFFFF000F42413FFFFFF000F4241	3FFFFFF000F42413FFFFFF000F4241		ΣX

R4 Instruction: 101 - Long Multiply-Add High w/ Saturation (Overflow and Underflow)

Function: Long Multiply-Add High w/ Saturation **Wordln:** 1 0 101 00000 00000 00000 00000 **Rs1:** 0x80000000000000007FFFFFFFFFFF **Rs2:** 0x80000000000000007FFFFFFF00000000 **Rs3:** 0x7FFFFFFF0000000007FFFFFFF000000000

Explanation: Multiply the two high 32 bit values in R2 and R3 together. Then, add the 64 bit value in R1.

--1st

-- Testing the Underflow portion

--Set the 1st set of 32 bits of rs1 to

0x8000_0000_0000_0000, the lowest 64 bit number --Set the 1st set of 16 bits of rs2 to 0x8000_0000.

The lowest 32 bit number

--Set the 1st set of 16 bits of rs3 to 0x7FFF_FFFF,

The highest 32 bit number

--This should saturate at 0x8000 0000 0000 0000

--0th

--Overflow Operation

--Set the 0th set of 64 bits of rs1 to 0x7FFF_FFFF_FFFF, the highest 64 bit number

--Set the 0th set of 32 bits of rs2 to 0x7FFF_FFF

--Set the 0th set of 32 bits of rs3 to 0x7FFF_FFF

--This should cap out at 0x7FFF_FFFF_FFFF

	1 1	the state of the s	1 12
Signal name	Value	170 172 174 176 178	180 ns
лг clk	0		179 068 ps
⊞ JJI wordIn	101010000000000000000000000000000000000	1010100000000000000000	X
⊞ лг rs3	7FFFFFF000000007FFFFFF00000000	7FFFFFF00000007FFFFFF00000000	X
⊕ л г rs2	80000000000000007FFFFFF00000000	X 800000000000007FFFFF00000000	X
∄ .⊓ rs1	80000000000000007FFFFFFFFFFFF	X 800000000000007FFFFFFFFFF	
⊞ лт rd	80000000000000007FFFFFFFFFFFF	X 800000000000007FFFFFFFFFF	X

R4 Instruction: 110 - Long Multiply-Subtraction Low w/ Saturation (Normal Operation)

Function: Long Multiply-Subtraction Low w/ Saturation

Explanation: Multiply the two low 32 bit values in R2 and R3 together. Then, subtract the 64 bit value in R1.

--1st

--Testing the Normal operation

--Set the 1st set of 32 bits of rs1 to

0x8000_0000_0000_0000, the lowest 64 bit number --Set the 1st set of 16 bits of rs2 to 0x8000_0000.

The lowest 32 bit number

--Set the 1st set of 16 bits of rs3 to 0x7FFF_FFFF,

The highest 32 bit number

--This should result in to 0xBFFF FFFF 0000 0002

--0th

--Normal Operation

--Set the 0th set of 64 bits of rs1 to 0x7FFF FFFF FFFF FFFF, the highest 64 bit

number

--Set the 0th set of 32 bits of rs2 to 0x7FFF_FFF

--Set the 0th set of 32 bits of rs3 to 0x7FFF_FFF


--This should result in 0x4000 0000 8000 0000

	1 1		1		
Signal name	Value	180 182 184 186 188	190		
лг clk	0		188 969 ps		
⊞ JII wordIn	10110000000000000000000000	X 10110000000000000000000			
⊞ .π.rs3	000000007FFFFFFF000000007FFFFFFF	X 000000007FFFFFF000000007FFFFFF			
⊞ л г rs2	00000008000000000000007FFFFFF	X 000000080000000000007FFFFFF			
⊕.Л./ rs1	80000000000000007FFFFFFFFFFFF	800000000000007FFFFFFFFFF			
⊞ ЛГ rd	400000080000000BFFFFFF00000002	X 40000008000000BFFFFFF00000002	\square		

R4 Instruction: 110 - Long Multiply-Subtraction Low w/ Saturation (Overflow and Underflow)

Function: Long Multiply-Subtraction Low w/ Saturation

Explanation: Multiply the two low 32 bit values in R2 and R3 together. Then, subtract the 64 bit value in R1.



Signal name	Value	190 192 194 196 198	200
лг clk	0		199 146 ps
⊞ J II wordln	1011000000000000000000000	10110000000000000000000	X
⊞.ЛГ rs3	000000007FFFFFF000000007FFFFFF	00000007FFFFFF00000007FFFFFFF	Х
⊞ л г rs2	0000000080000000000000007FFFFFF	000000080000000000007FFFFFF	Х
∄ Л Г rs1	7FFFFFFFFFFFF8000000000000000	7FFFFFFFFFFF800000000000000000000000000	X
⊕ лг rd	80000000000000007FFFFFFFFFFFF	X 800000000000007FFFFFFFFFF	X

R4 Instruction: 111 - Long Multiply-Subtraction High w/ Saturation (Normal Operation)

Function: Long Multiply-Subtraction High w/ Saturation

Rs1: 0x000000000000F424000000000000F4240 **Rs2:** 0x7FFFFFFF000000007FFFFFFF00000000 **Rs3:** 0x7FFFFFFF0000000007FFFFFFF00000000

Explanation: Multiply the two high 32 bit values in R2 and R3 together. Then, subtract the 64 bit value in R1.

--1st

--Normal Operation

--Set the 1st set of 64 bits of rs1 to

0x0000_0000_000F_4240, the lowest 64 bit number --Set the 1st set of 32 bits of rs2 to 0x7FFF_FFFF.

The highest 32 bit number

--Set the 1st set of 32 bits of rs3 to 0x7FFF_FFFF,

The highest 32 bit number

--That is: (2147483647 * 2147483647) - 1000000 =

4,611,686,014,133,420,609 --Expect: 3FFFFFF000F4241 --0th

--Normal Operation

--Set the 1st set of 64 bits of rs1 to

0x0000_0000_000F_4240, the lowest 64 bit number

--Set the 1st set of 32 bits of rs2 to 0x7FFF_FFFF, The highest 32 bit number

--Set the 1st set of 32 bits of rs3 to 0x7FFF_FFFF, The highest 32 bit number

--That is: (2147483647 * 2147483647) + 1000000 = 4,611,686,014,131,420,609


--Expect: 3FFFFFFFF0BDC1

Signal name	Value	200 202 204 206 208	210
лг clk	0		209 195 ps
⊞ JU wordln	101110000000000000000000000000000000000	10111000000000000000000	X
⊞ л г rs3	7FFFFFF000000007FFFFFF00000000	7FFFFFF00000007FFFFFF00000000	
. .π. rs2	7FFFFFF000000007FFFFFF00000000	7FFFFFF00000007FFFFFF00000000	X
⊕	0000000000F42400000000000F4240	00000000000F424000000000F4240	X
⊕ лт rd	3FFFFFFFF0BDC13FFFFFFFF0BDC1	3FFFFFFFFFBBDC13FFFFFFFFBBDC1	

R4 Instruction: 111 - Long Multiply-Subtraction High w/ Saturation (Overflow and Underflow)

Function: Long Multiply-Subtraction High w/ Saturation

Explanation: Multiply the two high 32 bit values in R2 and R3 together. Then, subtract the 64 bit value in R1.



· ·	<u> </u>		
Signal name	Value	210 212 214 216 218	220
лг clk	0		218 877 ps
⊞ JJ wordIn	101110000000000000000000000000000000000	10111000000000000000000	X.
⊞ .π. rs3	7FFFFFF000000007FFFFFF00000000	7FFFFFF00000007FFFFFF00000000	
⊞ л г rs2	80000000000000007FFFFFF00000000	X 800000000000007FFFFFF00000000	X
⊕.π.rs1	7FFFFFFFFFFFFF80000000000000000	7FFFFFFFFFFFF80000000000000000000000000	X
⊞ лт rd	80000000000000007FFFFFFFFFFFF	80000000000007FFFFFFFFFF	

R3 Instructions

R3 Instruction: 0000 - NOP

Function: NOP

Word In: 1 1 0000 0000 00000 00000 00000

Explanation: The ALU in this case will output only all 0s. This is to verify that the NOP is actually being selected. However, this function will really be implemented through the register file, and not the ALU.

Simulation Result:

Signal name	Value	150 152 154 156	158	160
лг clk	0		157 344 ps	
⊞ JII wordIn	1800000	1800000		\equiv X
⊞ л г rs3	7FFFFFF000000007FFFFFF00000000	7FFFFFF00000007FFFFFF00000000		
⊞ л г rs2	80000000000000007FFFFFF00000000	80000000000007FFFFFF00000000		
⊞ лг rs1	7FFFFFFFFFFFF8000000000000000	7FFFFFFFFFFF800000000000000000000000000		$\equiv x$
⊞ ЛГ rd	000000000000000000000000000000000000000	X 000000000000000000000000000000000000		$\equiv \chi$

R3 Instruction: 0001 - SHRHI (Test 1)

Function: Shift right halfword immediate. The immediate value is provided in the rs2 field (13 downto 10)

Word In: 1 1 0000 0001 00000 00000 00000

Rs1: 0x1234 0000 2345 0000 0000 0000 2345 1234

Rs2 Field: 0b0001

Explanation: Rotate each variable by 1.

Expect: 0x091A 0000 11A2 0000 0000 0000 11A2 091A

R3 Instruction: 0001 - SHRHI (Test 2)

Function: Shift right halfword immediate. The immediate value is provided in the rs2 field (13 downto 10)

Word In: 1 1 0000 0001 00000 00000 00000

Rs1: 0x1234 0000 2345 0000 0000 0000 2345 1234

Rs2 Field: 0b0100

Explanation: Shift each index right by 4

Expect: 0x0123 0000 0234 0000 0000 0000 0234 0123

R3 Instruction: 0001 - SHRHI (Test 3)

Function: Shift right halfword immediate. The immediate value is provided in the rs2 field (13 downto 10)

Word In: 1 1 0000 0001 00000 00000 00000


Rs1: 0xFFFE 0000 2345 0000 0000 0000 1FFF FFFF

Rs2 Field: 0b1000

Explanation: Shift each index right by 8

Expect: 0x00FF 0000 0023 0000 0000 0000 001F 00FF

Simulation Result:



R3 Instruction: 0010 - AU Function: Add Unsigned

 Rs2: 0x65432101000000007FFFFFF000C0000

Explanation: Add every 32 bit values: expected value is 0xCA864202 00000000 7FFFFFF 001B4240

Simulation Result:

4	1 1		1		- 1										- 1		- 4
Signal name	Value	150		152				154				156			158	з .	
лг clk	0															158 0	79 ps —
∄ III wordIn	1100000010000000000000000	$\supset \! \subset$					1100	00001	10000	0000	0000	90000					
⊞ л г rs2	65432101000000007FFFFFF000C0000	$\supset \! \subset$				6543	3210	10000	0000	7FFF	FFFF	000C	0000				
⊞ л г rs1	654321010000000000000000000F4240	$\equiv \chi$				6543	3210	10000	0000	0000	0000	000F4	1240				
⊞ лт rd	CA864202000000007FFFFFFF001B4240	$\equiv \chi$				CA86	420	20000	0000	7FFF	FFFF	001B4	1240				

R3 Instruction: 0011 - CNT1H

Function: Count the number of 1s in each halfword

Word In: 1 1 0000 0011 00000 00000 00000 **Rs1:** 0xF000000000F40400000000000F4240

Explanation: Add up the 1s in each halfword. Expected value is 0004 0000 0004 0002 0000 0000 0004 0003

Simulation Result:

Signal name	Value	162 164 166	168 170
лг clk	0		167 828 ps
⊞ JU wordIn	1100000011000000000000000	11000000110000000000000	X
⊞	F0000000000000000000000000000000000000	Y F000000000000000000000000000000000000	
⊞ л л rs1	F000000000F40400000000000F4240	X F000000000F4040000000000F4240	Χ
⊞ ЛГ rd	0004000000400020000000000040003	0004000000400020000000000040003	Χ

R3 Instruction: 0100 - AHS Function: Add halfword saturated

Word In: 1 1 0000 0100 00000 00000 00000

Explanation: Add each corresponding halfword together. Employ saturation.

3rd	2nd	1st	Oth
Normal Operation	Overflow Condition	Underflow Operation	Normal Operation
Set 3rd set of rs2 to 0x0005, which is dec 5	Set 2nd set of rs2 to 0x7FFF, which is most postive number	Set last set of rs2 to 0x8000, which is most negative number	Set zeroth set of rs2 to 0x1AB5, which is 6,837
Set 3rd set of rs1 to			Set zeroth set of rs1 to
0x0007, which is dec 7	Set 2nd set of rs1 to 0x0005, which is 5	Set last set of rs1 to 0x8000, which is most	0x9263, which is 37475
Answer should be		negative number	Answer should be
placed in last 16 bits of	Answer should be		placed in zeroth 16 bits
rd	placed in last 16 bits of rd	Answer should underflow - 16 bits can't	of rd
Answer is 12, which is		get more negative than	Answer is 44,312,
000C	Answer should overflow	8000	answer is 0xAD18
	- you can't get anymore		
	positive	Answer should 0x8000	
	Saturation will kick in, answer is 0x7FFF		

Simulation Result:

Signal name	Value	200		•		202			•	204				206			208	3 ·		_
лг clk	0																	208 0	94 ps	
⊞ JII wordIn	1820000	\square X \square									182	0000								
⊞ л г rs2	00057FFF80001AB500057FFF80001AB5	00057FFF80001AB500057FFF80001AB5																		
⊞ лг rs1	00070005800092630007000580009263							000	7000	58000	9263	0007	0005	8000	9263					
⊕ ЛГ rd	000C7FFF8000AD18000C7FFF8000AD18							000	C7FF	F8000	AD18	000C	7FFF	8000	AD18					

R3 Instruction: 0101 - OR Function: Bitwise Logical Or

Word In: 1 1 0000 0101 00000 00000 00000

Explanation: We expect to see only the 1s from R2 and R1 to propagate down to Rd

Simulation Result:

	1 1															
Signal name	Value	190		192			194				196			198		
лг clk	0													198 97	4 ps	\blacksquare
⊞ JJ wordIn	1828000	$\supset \subset$						18	28000)						
⊞ лг rs2	000000007FFFFFFFC000000000000	\supset			000	000	0007F	FFFF	FFFF	C000	00000	0000)			
⊕ лг rs1	0000001FFFFF000000000000000000000	\supset			000	000	1FFFF	F000	0000	0000	00000	0000)			
⊕ лг rd	0000001FFFFFFFFFFC0000000000000	\supset			000	000	1FFFF	FFFF	FFFF	C000	00000	0000)			

R3 Instruction: 0110 - BCW

Function: Broadcast the 0th 32 bits of Rs1 to each of the other 3 indices.

Word In: 1 1 0000 0110 00000 00000 00000 **Rs1:** 0xF000000000F404000000000123F4240

Explanation: Copy 0x123F 4240 to everything else. Expect 0x123F 4240 123F 4240 123F 4240 123F 4240

Simulation Result:

Signal name	Value		200		202			204				206			208	•	n
лг clk	0													208	433 ps		1
⊞ JII wordIn	1830000	18280	00 X						1830	9000							
⊞ л г rs2	100000000000000000000000000000000000000					10000	9000	0000	9000	0000	0000	00000	000				
⊞ лл rs1	F0000000000F40400000000123F4240					F0000	9000	000F	4040	0000	0000	123F4	240				Í
⊞ 'll' tq	123F4240123F4240123F4240123F4240					123F4	1240	123F	4240	123F	4240	123F4	240				

R3 Instruction: 0111 - MAXWS

Function: For each 32 bit word slot, select the maximum signed value to be placed in Rd.

Explanation: Expect to see the highest for each slot. Expect: 123F 4240 000F 4040 123F 4240 123F 4240

Simulation Result:

Signal name	Value			. 2	12		. :	214			216			. 2	18			220
лг clk	0																219	119 ps
∄ № wordin	1100000111000000000000000	X					110	90001	1100	00000	00000	900						
⊞ л г rs2	123F42400000000123F4240123F4240	123F42400000000123F4240123F4240																
⊕ лг rs1	F000000F000F404000000000000020000	X				FG	00000	F000	F4040	0000	000000	02000	0					
⊕ лг rd	123F4240000F4040123F4240123F4240	X				12	3F424	0000	F4040	123F	424012	3F424	10					

R3 Instruction: 1000 - MINWS

Function: For each 32 bit word slot, select the most minimum signed value to be placed in Rd

Explanation: F would represent a negative number, while 1 represents a positive. Thus, we should only see

the F functions in the register Rd.

Simulation Result:

Signal name	Value	222 224 226 228	230						
лг clk	0		229 390 ps						
⊞ JII wordin	1840000	1840000							
⊞ лт rs3	7FFFFFF000000007FFFFFF00000000	7FFFFFF00000007FFFFFF00000000							
⊞ л г rs2	1000000F0000001000000000000000	1000000F0000001000000000000	Х						
⊞.Л./ rs1	F000000000000000F000000F0000000	Y F000000000000000000000000000000000000							
⊕ лт rd	F0000000F0000000F000000F0000000	F000000F000000F000000F0000000	X						

R3 Instruction: 1001 - MLHU **Function:** Multiply Low Unsigned

Word In: 1 1 0000 1001 00000 00000 00000 **Rs1:** 0xFF00FFFF000F4040000010400000003 **Rs2:** 0x110000010000FFFF0000000200000003

Explanation:

3rd	2nd	1st	Oth
FFFF * 0001 = FFFF [Hex] 65535 * 1 = 65535 [Dec]	4040 * FFFF = 1043F3BBFC0 [Hex] 16448 * 65535 = 1,077,919,680 [Dec]	104 * 2 = 208 [Hex] 260 * 2 = 520 [Dec]	3*3 = 9

Simulation Result:

Signal name	Value	230 232 234 236	238 240
лг clk	0		237 918 ps
∄ JU wordIn	1848000	1848000	Χ
⊞ .Tu rs3	7FFFFFF000000007FFFFFF00000000	7FFFFFF00000007FFFFFF00000000	
⊕ лг rs2	110000010000FFFF0000000200000003	X 110000010000FFFF0000000200000003	Х
⊕ .Tu rs1	FF00FFFF000F40400000010400000003	FF00FFFF000F40400000010400000003	Х
⊞ лт rd	0000FFFF403FBFC00000020800000009	X 0000FFFF403FBFC00000020800000009	X

R3 Instruction: 1010 - MLHSS **Function:** Multiply by Sign Saturated

Word In: 1 1 0000 1010 00000 00000 00000

Explanation:

7th	6th	5th	4th	3rd	2nd	1st	0th
FFFF * 0001 = FFFF[Hex]	 C56A * 8000 = 3A96 [Hex]	 5136 * 5691 = 5136 [Hex]	 C56A * 0001 = C56A [Hex]	7FFF * 0001 = 7FFF [Hex]	saturate	3 * -1 = 3	 3*-1 = -3

1 * 1 = -1 [Dec]	 -14998 * -1 = 14998 [Dec]	5430 * 1 = 5430 [Dec]	 -14998 * 1 = -14998 [Dec]	32767 * 1 = 32767 [Dec]	 8000 * 8000 = 7FFF [Hex]	 FFFD * 8000 = 3 [Hex]	 3*8000 = FFFD [hex]
					 -32768 * -1 = 32767 [Dec]		

Simulation Result:

4			
Signal name	Value	252 254 256 258	260 ns
лг clk	0	259 610 ps	^
⊞ JU wordIn	1850000	1850000	
⊞ л г rs3	7FFFFFF000000007FFFFFF00000000	7FFFFFF00000007FFFFFF00000000	
∄ ЛГ rs2	00018000569100010001800080008000	00018000569100010001800080008000	$\supset \subset$
⊞ л л rs1	FFFFC56A5136C56A7FFF8000FFFD0003	FFFFC56A5136C56A7FFF8000FFFD0003	
⊕ лг rd	FFFF3A965136C56A7FFF7FFF0003FFFD	FFFF3A965136C56A7FFF7FFF0003FFFD	\square X \square

R3 Instruction: 1011 - AND

Function: Bitwise And Rs1 and Rs2

Word In: 1 1 0000 1011 00000 00000 00000

Explanation: We load some 1s into both Rs1 and Rs2. The bits which overlap should be shown in Rd.

Simulation Result:

Signal name	Value				25	2 .				254				2	56			258				260
лг clk	0																		259	546 ps	1	
⊞ JU wordIn	1100001011000000000000000	\times	11000010110000000000000									1	\supset									
.π rs2	0000001FFFFF0000000000000000000000	\times	0000001FFFFF00000000000000000000000000										\supset									
⊞ л л rs1	FFFFFF80000000000000000000000000000000	FFFFFF80000000000000000000000000000000									\supset											
⊞ JU rd	0000001F800000000000000000000000	X						000	000	1F80	0000	9000	9000	000	000	0000	90					$\supset \subset$

R3 Instruction: 1100 - INVB Function: Bitwise invert Rs1

Word In: 1 1 0000 1100 00000 00000 00000

Explanation: We load in 1s in some part of Rs1. We expect to see the entire register inverted

Simulation Result:

Signal name	Value	260 262 264 266 268	· ns
лг clk	0	269 365 ps	^
⊞ J wordln	1860000	X 1860000	X
⊕ лг rs2	0000001FFFFF00000000000000000000000000	0000001FFFFF00000000000000000	X
⊞.ЛГ rs1	FFFFFFFFFFFFF0000000000000000000000000	X FFFFFFFFFFFFF000000000000000000000000	X
⊞ лт rd	0000000000000000FFFFFFFFFFFFF	X 000000000000000FFFFFFFFFF	X

R3 Instruction: 1101 ROTW

Function: Rotate each 32 bit word in Rs1 by the corresponding value in Rs2.

Word In: 1 1 0000 1101 00000 00000 00000

Rs1: 0x0123 4567 89AB CDEF 0123 4567 89AB CDEF **Rs2**: 0x0000 0004 0000 0003 0000 0004 0000 001F

Explanation: We're rotating the words by 4, 3, 4, and 31, respectively.

Expecting: 0x 7012 3456 F135 79BD 7012 3456 1357 9BDF

Simulation Result:

Signal name	Value	300		302		•	304				306			. 3	308			
лг clk	0															309 5	583 ps	
⊞ J wordln	1868000							18	3680	90								X
⊞ л г rs2	0000004000000300000040000001F				00	0000	00400	0000	0300	0000	04000	0001	F					\perp X
⊞.ЛГ rs1	0123456789ABCDEF0123456789ABCDEF				01	2345	6789	ABCD	EF01	2345	6789A	BCDE	F					\perp X
⊞ лт rd	70123456F13579BD7012345613579BDF				70	1234	456F1	3579	BD70	1234	56135	79BD	F					\perp X

R3 Instruction: 1110 SFWU

Function: Subtract from Word Unsigned **Word In:** 1 1 0000 1110 00000 00000 00000

Explanation:

1st	3rd	1st	0th
Testing edge case for SFWU Set last set of rs2 to 0x1000_0000, which is dec 16,777,216	Set last set of rs2 to 0xFFFF_FFFF, which is dec 4,294,967,295Set last set of rs1 to 0x0000_1CF3, which is dec 7,411	Testing edge case for SFWU Set last set of rs2 to 0x0000_0005, which is dec 5	Set 0th set of rs1 to 0x0100_0000, which is dec 16,777,216Set 0th set of rs2 to 0x1000_0000, which is dec 268,435,456
Set last set of rs1 to 0x0100_0000, which is dec 268,435,456	Answer is negative when done in decimal.	Set last set of rs1 to 0x0000_0007, which is dec 7	Answer should be placed in last 32 bits of rd
Answer should be placed in last 32 bits of rd.	Answer is should underflow to FFFF_E30C	Answer is negative when done in decimalAnswer is should	Answer is 0x0F00_0000, or 251,658,240
Answer is 0x0F00_0000, or 251,658,240		underflow to FFFF_FFFE	

Simulation Result:

Signal name	Value	310			•	312			•	314	•	•		316			318		
лг clk	0																318 9	27 ps	1
⊞ ЛГ wordin	1100001110000000000000000	\square	11000011100000000000000																
⊞ л rs2	10000000FFFFFFF0000000500000005							100	0000	90FFF	FFFF	F000	9000	50000	00005				
⊞ лг rs1	010000000001CF3000000700000002							010	0000	90000	01CF	3000	9000	70000	00002	2			
⊕ лг rd	0F000000FFFFE30CFFFFFFE00000003		X 0F000000FFFFE30CFFFFFFE00000003																

R3 Instruction: 1111 - SFHS

Function: Subtract from Halfword Saturated **Word In:** 1 1 0000 1111 00000 00000 00000 **Rs1:** 0x00078000800000010007800080000001 **Rs2:** 0x00057FFF8000800000057FFF80008000

Explanation: These 4 test cases are repeated in indices 7, 6, 5, 4

3rd	2nd	1st	Oth
Normal Operation	Overflow Condition	Regular Operation	Underflow Condition
Set 3rd set of rs2 to 0x0005, which is dec 5	Set 2nd set of rs2 to 0x7FFF, which is most postive number	Set last set of rs2 to 0x8000, which is most negative number	Set zeroth set of rs2 to 0x8000, which is most negative number
Set 3rd set of rs1 to 0x0007, which is dec 7	Set 2nd set of rs1 to 0x8000, which is most	Set last set of rs1 to 0x8000, which is most	Set zeroth set of rs1 to 0x0001, which is 1
Answer should be placed in last 16 bits of rd	Answer should be placed in last 16 bits of	Answer should be placed in 1st 16 bits of rd	Answer should be placed in zeroth 16 bits of rd
Answer is -2, which is FFFE	rdAnswer should overflow - you can't get anymore	Answer should 0x0000	Answer should underflow - you can't get any more negative
	positive Saturation will kick in, answer is 0x7FFF		Saturation will kick in, answer is 0x8000

4	1 1		- 1	-		- 1				- 1			1	1				-		
Signal name	Value	320			322				32	24				32	5		•	328	3 .	· ns
лг clk	0																		329	517:^
⊞ JII wordIn	1878000	\supset								18	780	90								
⊞ л г rs2	00057FFF8000800000057FFF80008000	\equiv X \equiv				0	0057	FFF	8000	9800	9000	0571	FF8	000	300	0				
⊞.Л./ rs1	00078000800000010007800080000001					0	0078	000	8000	9000	9100	078	9008	0000	900	1				
⊞ лт rd	FFFE7FFF00008000FFFE7FFF00008000	\equiv X \equiv				F	FFE7	FFF	0000	9800	90FF	FE7	FF0	000	300	0				