# **ESE 345: Computer Architecture**

Pipelined SIMD Multimedia Unit Design Part 2: Pipelining and Processor Control

Kyle Han 113799110

**Summer Wang 113961753** 

# **Table of Contents**

About	3
Goals	3
Design Procedure	3
Assembler	3
Instruction Buffer	
Register File	4
Forwarding Unit	4
ALU	4
Write Back Unit	4
Stage Registers	4
Test Benches	
Pipelined Multimedia SIMD Unit	5
Simulation Results	6
Waveform Screenshot: Instruction Propagation	6
Waveform Screenshot: Functioning Forwarding Unit	
Waveform Screenshot: Nop Write Back	8
Waveform Screenshot: Ending Instruction Propagation	
Instruction Input	
Expected Results	1C
Results File	10
Conclusion	
Appendix	12
Assembler.c	13
Code2Graphics Block Diagram	14
InstructionBuffer.vhd	15
InstructionBuffer_tb.vhd	16
IF_IDRegister.vhd	17
RegisterFile.vhd	18
RegisterFile_tb.vhd	19
IF_EXRegister.vhd	20
forwardingUnit.vhd	21
forwardingUnit_tb.vhd	22
alu.vhd	23
alu_tb.vhd	24
EX_WBRegister.vhd	25
writeBackUnit.vhd	26
writeBackUnit_tb.vhd	27
resultFile.txt	28

# **About**

This project aims to develop an HDL model of a four-stage multimedia unit and its modules. The unit is designed to execute a custom instruction set and includes an instruction buffer, a register file, an ALU, and a forwarding unit to handle data hazards. The goals include creating synthesizable VHDL code, developing an assembler in C to convert assembly files to machine code, and generating simulation results with waveforms and results files. This report outlines the design procedure for each module, including the assembler, instruction buffer, register file, forwarding unit, ALU, and write-back unit. Testbenches have been implemented to validate the functionality of each entity. The pipelined multimedia SIMD unit is presented through a block diagram, and simulation results are discussed. The project's additional feature is the ability to output the unit's status at each clock cycle to a results file.

## Goals

- 1. We would like to develop the HDL model of a four-stage multimedia unit and its modules. This unit must execute the custom instruction set provided. The model must include an instruction buffer that holds a maximum of 64 25-bit instructions, a register file that simulates 32 128-bit registers, an ALU, and a forwarding unit to handle data hazards.
- 2. During each clock cycle, the unit must output its current state at every stage to a file to be inspected.
- 3. An assembler must be written in any language of choice that converts an assembly file to machine code to run through the HDL model.
- 4. As an extra goal, we wanted the VHDL written to be synthesizable. Most of the code written is synthesizable, with a few exceptions. This is a reach goal that is not within the scope of the assigned project. However, we felt that it would be a nice touch.

# **Design Procedure**

### Assembler

The Assembler was written in C. Its intention is to take a text file containing the custom assembly language and convert it to the 25-bit machine code that will be used by the instruction buffer.

To design the assembler, we used a tokenizer to separate the assembly language into its subparts. After tokenizing, the opcode is fitted together based on searching the machine code for specific patterns. For example, load immediate instructions are denoted by bit 24 being set to 0. R4 instructions are denoted by "10" in bits [24:23]. By searching for patterns, we can determine the machine code to be outputted.

Custom functions, such as comments (Denoted as //), register references (Referred to as r12 for register 12), and disregarding empty lines were added to ease development. The final instruction count will also be printed to the console.

#### **Instruction Buffer**

The instruction buffer was designed to take a string and clock as an input. The string is used to dictate the file containing the machine code, while the clock increments the program counter. On the first clock cycle, the file is opened and read in its entirety, copying its contents into an array of 25-bit std\_logic\_vectors. Program Counter (PC) is then set as 0. Every following rising edge, PC is incremented by 1. Instruction out is controlled using a dataflow model.

The code for the **instruction buffer** can be found in the appendix.

### **Register File**

The register file is an unclocked entity that writes to an array of vectors. It is used as memory, or RAM in our instance. There are 32 registers, each 128-bits long. These registers can be read from using a 5-bit address input to the register file, whereby the value of the register will be output through a port. The registers can be written to using the same addressing and value. However, a writeEnable signal must be set to '1' to write to a register successfully. When set to '0', nothing will be written to the registers.

The code for the **register file** can be found in the appendix.

## **Forwarding Unit**

The forwarding unit exists to ensure that any data hazards that may appear as a pipelined processor is handled. These hazards exist when there are two instructions in a row that may affect each other. For ease of reference, the first instruction will be called **inst1**. The second instruction is called **inst2**. The following conditions result in a hazard that the forwarding unit handles.

- 1. A data hazard exists anytime **inst1** is a load immediate and **inst2** is a load immediate of the same Rd.
- 2. A data hazard exists anytime inst1's rd is used as an input to inst2 (Either Rs1, Rs2, or Rs3).
  - a. However, this fails when **inst1** is a load immediate and **inst2** is any other function.
  - b. This also fails when **inst1** is a nop and **inst2** is any other function.

The code for the **forwarding unit** can be found in the appendix.

#### **ALU**

The ALU was designed in part 1 of this project. To see that report, please refer to the previous report.

The code for the **ALU** can be found in the previous report.

#### **Write Back Unit**

The write back unit is a simple unit that doesn't do much. Asynchronously, it sets the Write Enable signal to a o when the machine code for **nop** is found. Every other instruction writes something and therefore must have the signal set to 1. The data and address are then forwarded to the register file to be written back to the register file.

The code for the **write back unit** can be found in the appendix.

### **Stage Registers**

The stage registers are a clocked entity that form our varying stages. Every other entity, besides the instruction buffer, is unclocked, and therefore operates combinationally. That is to say, their outputs can change anytime any input is changed. With the stage registers, however, they can only output on a positive clock edge. On a positive clock edge, they will forward the data at its inputs to the outputs. These outputs will not change until the next rising clock.

The stage registers are used 3 times in this structural architecture. They are named after the stages they represent.

ID/IF = Instruction Decode/Instruction Fetch

IF/EX = Instruction Fetch/Execute

EX/WB = Execute/Write Back

The ID/IF register is slightly special in the following two ways.

1. It functions to slice the machine code into the formatted parts. For example, rs3 will get the bits[19:15] of the machine code. The same is done for rs2, rs1, and rd for the following sets of 5 bits.

2. The ID/IF register also adjusts rs1 based on the opcode. Due to the special nature of the instruction set, rd needs to receive the data before loading the immediate into the register. This is done through rs1. In this entity, if the opcode is a load immediate function, it will send the address of rd through rs1.

The code for **all 3 stage registers** can be found in the appendix.

#### **Test Benches**

Testbenches have been written to test functionality of all the entities besides the stage registers. Through the testbenches, we have confirmed that all entities function independently as expected, eliminating one possibility of errors when designing the structural unit. The testbenches have signals that connect to every port on the entities, allowing us to control the inputs and monitor the outputs to manually verify our design.

## **Pipelined Multimedia SIMD Unit**

The unit was designed using the block diagram shown in Figure 1. This diagram was first developed to guide development of the multimedia unit and shows each entity's inputs and outputs. The data paths and control signals are also shown, along with the corresponding bit length. The entity is written in a structural modeling style, simply connecting the various entities together through signals. The block diagram in the appendix shows the result of the **Code2Graphics** wizard within Aldec Active HDL.

The entity also has an additional feature of writing the output to a file. This was required to meet goal 2. The process runs at every clock cycle and prints the status of each of the entities in the unit. This unit was chosen to host the results.txt file since all the signals have already been declared and used to host/move data between entities.




Figure 1: A diagram of the pipelined SIMD unit's entities and their connections.


# **Simulation Results**

# **Waveform Screenshot: Instruction Propagation**

Signal name	Value	8 16 24 32 40	48			
Instruction Decode		Instruction Decode				
► clk	1					
→ pcOutput	2	0	4			
instruction     instruction	0CF0242	X 02ACF03 X 1830063 X 0CF0242 X 0E24681 X	<b>4</b> 0			
Instruction Fetch		Instruction Fetch				
■ WR_en	1					
R1_addr	03	UU	01			
	00	UU	11			
	06	UU	04			
Rd_addr  ■ Rd_addr	19	UU X 03				
■ Rd_data	00080000008000C0005FFF00008000A	00000000000000000000000000000000000000				
⊞ → R1_out	56780000567800005678000056780000	X 000000000000000000000000000000000000				
⊞ → R2_out	12345678000000000000000000000000000000000000	V V				
R = R3 out	0FFFA987FFF0REREO14REFFFFFFRDRE	V 000000000000000000000000000000000000	<b>+</b>			
⊞ ЛГ registers[21]	000000160000001F000000160000001F	000000000000000000000000000000000000000				
	000000160000001F000000160000001F	000000000000000000000000000000000000000				
	870F0057FEFF003E00000000EDFF007B	00000000000000000000000000000				
⊕ JIJ registers[18]	0000001C0000001C0000001C0000001C	000000000000000000000000000000000000000				
⊕ Jur registers[17]	00050000000500000005000000050000	000000000000000000000000000000000000000				
⊕ JT registers[16]	000000300000003000000300000003	000000000000000000000000000000000000000				
⊕ лг registers[15]	000000000000016000000000000016	000000000000000000000000000000000000000				
⊕ лг registers[14]	000000000000000000000000000000000000000	000000000000000000000000000000000000000				
⊞ лг registers[13]	0000030D0000030D0000030D0000030D	000000000000000000000000000000000000000				
⊕ лг registers[12]	3942D148301FAFC00000000311AADC0	000000000000000000000000000000000000000				
⊞ лг registers[11]	00070054007F005F0000007F007F005E	000000000000000000000000000000000000000				
	870FFFA9FEFFFFC2FFFF014BEDFFFF85	000000000000000000000000000000000000000				
⊞ лг registers[9]	000C0008000C000E00050010000C000D	000000000000000000000000000000000000000				
	F0005678FFF0BFBFFEB40000FFF0BDBF	000000000000000000000000000000000000000				
⊞ лг registers[7]	0FFFA987000F4040014BFFFF000F4240	000000000000000000000000000000000000000				
⊞ лг registers[6]	0FFFA987FFF0BFBF014BFFFFFFF0BDBF	000000000000000000000000000000000000000				
⊞ лг registers[5]	F0005678000F4040FEB40000000F4240	000000000000000000000000000000000000000				
⊞ лг registers[4]	F6785678567F4040FEFC0000567F4240	000000000000000000000000000000000000000				
⊞ JU registers[3]	56780000567800005678000056780000	00000000000000000000000000000000000000	<b>4</b> 0			
Execute		Execute				
	02ACF03	UUUUUUU				
<b>⊕</b> rs3	000000160000001F000000160000001F	<u> </u>	0000			
	870F0057FEFF003E00000000EDFF007B	υυυυυυυυυυυυυυυυυυυυυυυυυ χ				
<b>⊞</b> ▶ rs1	56780000567800005678000056780000	υυυυυυυυυυυυυυυυυυυυυυυυ χ χ				
⊕ • rd	56780000567800005678000056780000	υυυυυυυυυυυυυυυυυυυυυυυ χ΄ χ΄ χ΄	4 0			
			+ 0			
Write Back	1077150	Write Back				
instruction	1872459	UUUUUUUU X 02ACF03 X				
rdDataIn	000800000008000C0005FFF00008000A	00000000000000000000000000000000000000				
	19	UU X 03				
■ writeEn	1					
	00080000008000C0005FFF00008000A					
□ rdAddressOut	19	UU Y 03				

Through the image shown, we can see the propagation of the instruction. In the instruction decode, the first rising edge allows the first opcode through. Each of the following stages have a one clock delay until it receives the first instruction.

## **Waveform Screenshot: Functioning Forwarding Unit**




At the current cursor position, we see that a data hazard exists. The highlighted signals shows that r1DataIn does not equal r1DataOut. What we can observe is the data from wbData (data from the writeback unit) being forwarded through to r1DataOut.

# **Waveform Screenshot: Nop Write Back**

Signal name	Value	216 2	24 232	240	248	256
Instruction Decode			Instruct	tion Decode		
► clk	0				242 309 787 ps	
■ pcOutput	23	20 / 21	χ 22	23	χ 24	25
	186A4CA	X 18414C8	X 18180C9	186A4C	180A4CB	X 003 🍁 🧿
Instruction Fetch			Instruc	tion Fetch	242 309 787 ps	
■ WR_en	0				E12303 (0) p3	
■ R1_addr	06	06 X 00	X		06	
■ R2_addr	00	05 X 00	X 05	00	Х	09
■ R3_addr	03	07 X 00	χ 08	03	X 0D	X 01
Rd_addr  Rd_addr	00	06 X	07	00	χ 08	X 09
■ Rd_data	000000000000000000000000000000000000000	Х		(	Х	$\square$
⊞ - R1_out	0FFFA987FFF0BFBF014BFFFFFFF0BDBF		X OFFF	A987FFF0BFE	F014BFFFFFFF0B	DBF
■ R2_out	12345678000000000000000000000000000000000000	Х	X	X	Х	
⊞ = R2 out	56780000567800005678000056780000	V		v	V	• •
<b>⊞ JI</b> registers[8]	000000000000000000000000000000000000000	00000000000	00000000000000000		242 309 787 ps	
<b>⊞ J</b> registers[7]	0FFFA987000F4040014BFFFF000F4240				0014BFFFF000F4	240
⊕ JII registers[6]	0FFFA987FFF0BFBF014BFFFFFFF0BDBF		OFFFA987FFF0BFE	BF014BFFFFF	FF0BDBF	
☐ JU registers[5]	F0005678000F4040FEB40000000F4240		F0005678000F404	10FEB400000	00F4240	
☐ JU registers[4]	F6785678567F4040FEFC0000567F4240		F6785678567F404	10FEFC00005	67F4240	
<b>⊞ JI</b> registers[3]	56780000567800005678000056780000		567800005678000	0567800005	6780000	
<b>⊞ Л</b> registers[2]	0004000800040002000B000000040003		000400080004000	02000B00000	0040003	
☐ JU registers[1]	F0005678000F4040FEB40000000F4240		F0005678000F404	10FEB40000	00F4240	
☐ .□ registers[0]	12345678000000000000000000000000		123456780000000	0000000000	0000000	
Registers			Reg	isters		
						<b>4 0</b>
Forwarding Unit				ding Unit	242 309 787 ps	
⊕ exInstruction	18414C8	X 18394C7	X 1800000	184140	X 1818009	X 186A4CA
						V 100M4CM
	000000000000000000000000000000000000000		X		X	X X
	00000000000000000000000000000000000000		X	X	X X	X
	000000000000000000000000000000000000000	X	X X	X	X X FFF0BFBF014BFF	X
	00000000000000000000000000000000000000	X	X X X	X	X X	X
	00000000000000000000000000000000000000	X	X X X	X	X X	X
	00000000000000000000000000000000000000	X	X X X X X X X X X X X X X X X X X X X	X 0FFFA987 X 0FFFA987	X X	X X FFFFFOBDBF X
	00000000000000000000000000000000000000	X	X	X 0FFFA987 X 0FFFA987	X X FFF0BFBF014BFFI X	X X FFFFF0BDBF X X FFFFF0BDBF
■ r2Dataln  □ r1Dataln  □ wbData  □ r2DataOut  □ r1DataOut	00000000000000000000000000000000000000	X	X X X X X	X 0FFFA987 X 0FFFA987	X X FFF0BFBF014BFFI X X FFF0BFBF014BFFI	X X FFFFF0BDBF X X FFFFF0BDBF
	00000000000000000000000000000000000000	X X X X X X X X X X X X X X X X X X X	X	X	X X FFF0BFBF014BFFI X X FFF0BFBF014BFFI X 242 309 787 ps	X X FFFFF0BDBF X FFFFF0BDBF X FFFFF0BDBF
□ r2Dataln     □ r1Dataln     □ wbData     □ r2DataOut     □ r1DataOut     □ r3DataOut     □ r3DataOut	00000000000000000000000000000000000000	X X X X X X X X X X X X X X X X X X X		X X OFFFA987 X X OFFFA987 X	X X FFF0BFBF014BFFI X X FFF0BFBF014BFFI X 242 309 787 ps	X X FFFFF0BDBF X FFFFF0BDBF X FFFFF0BDBF
	00000000000000000000000000000000000000	X X X X X X X X X X X X X X X X X X X		X X OFFFA987 X X OFFFA987 X	X X FFF0BFBF014BFFI X X FFF0BFBF014BFFI X 242 309 787 ps	X X FFFFF0BDBF X FFFFF0BDBF X FFFFF0BDBF
	00000000000000000000000000000000000000	X X X X X X X X X X X X X X X X X X X		( OFFFA987 ( OFFFA987 ( OFFFA987 ( OFFFA987 ( 18414C)	X X FFF0BFBF014BFFI X X FFF0BFBF014BFFI X 242 309 787 ps	X X FFFFF0BDBF X X FFFFF0BDBF X X IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
	00000000000000000000000000000000000000	X X X X X X X X X X X X X X X X X X X		( OFFFA987 ( OFFFA987 ( OFFFA987 ( OFFFA987 ( 18414C)	X X FFF0BFBF014BFFI X FFF0BFBF014BFFI X 242 309 787 ps X 18180C9 X	X X FFFFF0BDBF X X X FFFFF0BDBF X X 186A4CA X X FFFFF0BDBF
# r2DataIn  r1DataIn  r1DataIn  r2DataIn  r2DataUt  r2DataOut  r3DataOut  Execute  wordIn  rs3  rs2  rs1	00000000000000000000000000000000000000	X X X X X X X X X X X X X X X X X X X	X 1800000 X X X X X X X X X X X X X X X X X	C OFFFA987 C OFFFA987 C OFFFA987 C OFFFA987 C OFFFA987	X X FFF0BFBF014BFF X X FFF0BFBF014BFF X 18180C9 X X FFF0BFBF014BFF	X X FFFFF0BDBF X X X FFFFF0BDBF X X 4 4 4 5 FFFFF0BDBF
# r2DataIn # r1DataIn # r2DataIn # r2Data # r2DataOut # r1DataOut # r3DataOut # r3DataOut  Execute # wordIn # rs3 # rs2 # rs1 # rd  Write Back	00000000000000000000000000000000000000	X	X 1800000 X X X X X X Write	( OFFFA987 ( OFFFA987 ( OFFFA987 ( OFFFA987 ( 18414C)	X X FFF0BFBF014BFF X X FFF0BFBF014BFF X 242 309 787 ps X 18180C9 X FFF0BFBF014BFF X  242 309 787 ps	X X FFFFFOBDBF X X X FFFFFOBDBF X X 4 0 X FFFFFOBDBF X X FFFFFOBDBF
	00000000000000000000000000000000000000	X 18394C7  X 18594C7	X 1800000 X X X X X X X X X X X X X X X X X	C OFFFA987  C OFFFA987  C OFFFA987  C OFFFA987  C OFFFA987	X X FFF0BFBF014BFF X X FFF0BFBF014BFF X 242 309 787 ps X 18180C9 X FFF0BFBF014BFF X  242 309 787 ps	X X X FFFFF0BDBF X X X FFFFF0BDBF X X 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4
# r2DataIn  r1DataIn  r1DataIn  r1DataIn  r2DataOut  r2DataOut  r3DataOut  r3DataOut  execute  r3DataOut  r3DataOut  r3DataOut  r3DataOut  r52  r63  r73  r73  r73  r73  r73  r73  r73	00000000000000000000000000000000000000	X 18594C7	X 1800000 X X X X X X X X X X X X X X X X X	C OFFFA987	X X FFF0BFBF014BFF X Y FFF0BFBF014BFF X 242 309 787 ps X 18180C9 X X FFF0BFBF014BFF X 242 309 787 ps X 18414C8 X	X X X FFFFF0BDBF X X X X X FFFFF0BDBF X X X X
# r2DataIn  r1DataIn  r1DataIn  r1DataIn  r2DataOut  r2DataOut  r3DataOut  r3DataOut  execute  r3DataOut  r53  r53  r53  r54  r52  r51  rd  Write Back  ribataOut  rdAddressIn	00000000000000000000000000000000000000	X	X 1800000 X X X X X X Write	C OFFFA987  C OFFFA987  C OFFFA987  C OFFFA987  C OFFFA987	X X FFF0BFBF014BFF X X FFF0BFBF014BFF X 242 309 787 ps X 18180C9 X FFF0BFBF014BFF X  242 309 787 ps	X X X FFFFF0BDBF X X X FFFFF0BDBF X X 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4
	00000000000000000000000000000000000000	X 18594C7	X 1800000 X X X X X X X X X X X X X X X X X	C OFFFA987	X X FFF0BFBF014BFF X Y FFF0BFBF014BFF X 242 309 787 ps X 18180C9 X X FFF0BFBF014BFF X 242 309 787 ps X 18414C8 X	X X FFFFF0BDBF X X X X X X X X X FFFFF0BDBF X X X FFFFF0BDBF X X X FFFFF0BDBF X X X X X X X X X X X X X X X X X X X

The writeback unit is currently dealing with a nop (Opcode oxo18o\_0000). Thus, we see the same signal get reflected back to the Instruction fetch stage (That is, the register file). We see through the highlighted signals that the Rd, the address is set to register o. We also see that the data is set to o. However, register[o] never gets updated with the value, proving our writeEnable line successfully controls the register file.

## **Waveform Screenshot: Ending Instruction Propagation**



This image shows the propagation nature of the pipelined SIMD unit. At the end of the instructions, PC stays stuck at 64, allowing the same instruction to propagate through to the writeback unit.

## **Instruction Input**

Every function that the ALU is capable of performing has been used to generate the machine code. The assembly instructions appended to this document show the expected inputs and outputs through commented code. The expected outputs have been compiled and is shown below for the reader's convenience. A comparison to the output of the SIMD unit is also shown.

## **Expected Results**

At the end of program execution, contents in the register file are outputed with register names shown below. The left image shows expected results and the right image shows actual outputs. Produced output matches the expected results.


```
R31 0000000500007FFF0000800000001AB5
R30 00000007000000050000800000009263
R29 0000000C00007FFF000080000000AD18
R28 65432101000000007FFFFFF000C0000
R27 65432101000000007FFFFFFF000F4240
R26 CA864202000000000FFFFFFE001B4240
R25 00000000000000000000000000000000000A
R24 00000000000001CE00000000000001B8
R23 00000000000001CE000000000000001CE
R22 00000000000003AB00000000000003AB
R21 000000160000001F0000000160000001F
R20 000000160000001F0000000160000001F
R19 870F0057FEFF003E000000000EDFF007B
R18 0000001C0000001C0000001C0000001C
R17 000500000005000000050000000050000
R16 000000030000000300000003000000003
R15 0000000000000001600000000000000016
R13 0000030D00000030D0000030D0000030D
R12 3942D148301FAFC0000000000311AADC0
R11 00070054007F005F0000007F007F005E
R10 870FFFA9FEFFFFC2FFFF014BEDFFFF85
   000C0008000C000E00050010000C000D
   F0005678FFF0BFBFFEB40000FFF0BDBF
R7
   0FFFA987000F4040014BFFFF000F4240
   0FFFA987FFF0BFBF014BFFFFFFF0BDBF
   F0005678000F4040FEB40000000F4240
   F6785678567F4040FEFC0000567F4240
   56780000567800005678000056780000
R3
R2
   0004000800040002000B000000040003
R1
   F0005678000F4040FEB40000000F4240
   1234567800000000000000000000000000
```

1234567800000000000000000000000000 F0005678000F4040FEB40000000F4240 R1 0004000800040002000B0000000040003 R2 56780000567800005678000056780000 F6785678567F4040FEFC0000567F4240 R5 F0005678000F4040FEB40000000F4240 0FFFA987FFF0BFBF014BFFFFFFF0BDBF R6 0FFFA987000F4040014BFFFF000F4240 **R7** F0005678FFF0BFBFFEB40000FFF0BDBF 000C0008000C000E00050010000C000D 870FFFA9FEFFFFC2FFFF014BEDFFFF85 R11 00070054007F005F0000007F007F005E 3942D148301FAFC000000000311AADC0 R13 0000030D0000030D0000030D0000030D R15 00000000000000160000000000000016 R16 00000003000000030000000300000003 00050000000500000005000000050000 R18 0000001C0000001C0000001C0000001C 870F0057FEFF003E00000000EDFF007B R20 000000160000001F000000160000001F R21 000000160000001F000000160000001F R22 00000000000003AB00000000000003AB R23 00000000000001CE000000000000001CE R24 00000000000001CE000000000000001B8 CA864202000000000FFFFFFFE001B4240 65432101000000007FFFFFF6000F4240 65432101000000007FFFFFF000C0000 0000000C00007FFF000080000000AD18 00000007000000050000800000009263 R31 0000000500007FFF0000800000001AB5

### **Results File**

The results file is shown below. Information regarding each stage is shown in a table format for easier reading. For stage 1 instruction fetch stage, instruction in hexadecimal value is displayed. For stage 2 instruction decode stage, opcode, register 1 through register 3 are displayed. For stage 3 execute stage, opcode is also displayed in hexadecimal value, plus M1 - M3, as 3 registers going into IF/EX register, r1, r2, r3 inputs into the ALU as A1 - A3. FD is the data being forwarded. For stage 4 write back stage, opcode is shown in addition to write\_en value, rd register, and rd data value.

Currently the cycle 4 shown have 1830063 which is instruction bow r3, r3 in stage 3 and li r3, l, 0x5678 in stage 4. R3 is to be written at stage 4 while to be used at stage 3. At stage 3, r3 has not been written back to register file so r3 does not have the newest value. There is a data hazard. The forwarding unit detects the hazard and forward data back so the next instruction that needs r3 can get the most updated data. In Cycle 4, A1 (r3) is being forwarded, also shown at stage 4 r[03] with its data. FD is the same as A1 which can also show r3 is bring forwarded. Ao has the output of the ALU which is the broadbasted output. At the next instruction forwarding happens again, so FD gets the Ao value, and r[03] shows the same value as well.



# Conclusion

Through this project, we learned about pipelining as well as data forwarding, testbench design, reinforced knowledge of computer architecture though actively writing and debugging behavioral and structural designs using VHDL. Extensive tests have been done to ensure data hazards are handled properly by the data forwarding unit. We gained a lot of familiarity with VHDL via this project. As a result, Pipelined SIMD multimedia unit was successfully built. It was a great learning experience designing, building, and testing this project with the goal of writing synthesizable code in mind.

# Appendix

# Assembler.c

```
/*
1
2
3
                      345assembler.c
      File:
                      Assembles a custom instruction set into machine code for
4
      Description:
    a pipelined SIMD unit
5
6
      Author:
                      Kyle Han and Summer Wang
                      Stony Brook University - ESE 345 Computer Architecture
7
      Company:
                      your.email@example.com
8
      Email:
9
      Date:
                      December 3, 2023
10
11
      Version:
                      1.0
12
13
      License:
                      This code is released under the MIT License.
14
15
                      This code is meant for terminal use. When compiled to an
      Notes:
    executable, it can be run standalone, but will not provide any feedback
16
17
      Usage:
18
19
      Compilation:
                      Compile using standard gcc.
20
21
      Dependencies:
22
23
    =====
24
    */
25
26
27
28
    #include <stdio.h>
29
    #include <stdlib.h>
30
    #include <string.h>
31
    #include <ctype.h>
32
    #include <math.h>
33
34
35
36
    void removeChar(char *str, char c) {
37
        //If the string is null, do nothing.
38
         //Otherwise, continue on
39
         if (str != NULL) {
40
            int i, j;
41
            int len = strlen(str);
            for (i = j = 0; i < len; i++) {
    if (str[i] != c) {</pre>
42
43
44
                     str[j++] = str[i];
45
                }
46
            }
47
            str[j] = ' \0';
48
         }
49
    }
50
51
    void slice(const char* str, char* result, size_t start, size_t end) {
52
         strncpy(result, str + start, end - start);
53
    }
```

```
54
     //This function will convert a long to a character array of a binary
     equivalent
55
     char* long to binary(unsigned long k)
56
57
     {
58
             static char c[65];
59
             c[0] = ' \setminus 0';
60
61
             unsigned long val;
62
             for (val = 1UL << (sizeof(unsigned long)*8-1); val >= 1)
     {
63
                 strcat(c, ((k & val) == val) ? "1" : "0");
64
65
             return c;
66
         }
67
68
     //This function will take a base m character string and return a n bit
     binary value
69
     //Ex: Input 7 --> 00111
     //Ex: Input 31 --> 11111
70
71
     //Ex: Input FFFF --> 1111111111111111
72
     //Ex: Input 0000 --> 0000000000000000
73
     char* char2Bin(char* charInput, int n, int m) {
74
         char* pEnd;
75
76
         //Technically I malloc here but never free.. I don't know where to,
     since it'll return the address and immedeately get used.
77
         char* binaryValue = malloc (sizeof(char)*n);
78
79
         //Convert the given string to a long
80
         long int li1 = strtol(charInput, &pEnd, m);
81
82
         //A little checksum - if the long lil is greater than the bits that
     2**n can hold, throw a warning in the console.
83
         if (li1 > pow(2, n) - 1) {
84
             printf("Error: %li cannot fit within a %d-bit binary", li1, n);
85
             printf("\nExiting with error");
86
             exit(1);
87
         }
88
89
         //Convert the long to a binary encoded string
90
         pEnd = long to binary(li1);
91
92
         //Limit to n bits
93
         //For some reason, when I copy-paste strlen(pEnd)-5 directly into the
     slice parameter, I get a segmentation fault
94
         int tmp = strlen(pEnd)-n;
95
         slice(pEnd, binaryValue, tmp, strlen(pEnd));
96
         binaryValue[n] = ' \setminus 0';
97
98
         return binaryValue;
99
     }
100
101
    int main() {
102
         //Open a inputFile called "input.txt" in read only mode
103
         FILE* inputFile = fopen("assembly.txt", "r");
104
```

```
//Open an outputFile called "output.txt" in write only mode
105
         FILE* outputFile = fopen("machineCode.txt", "w");
106
107
         char line[100];
108
         int lineIndex = 0;
109
         //Go line by line (Or until we hit 64 lines, our limit for the
110
     instruction buffer)
111
         while (fgets(line, sizeof(line), inputFile) && lineIndex < 64) {</pre>
112
             //There can be up to 5 arguements per line, each limited to 7
     characters long + 1 null terminating character
113
             char* args[5] = \{ ' \ 0' \};
114
115
             //The OPCode to be printed to the outputfile. Is 25 characters
     long + 1 null terminating character
116
             char opcodeOut[25+1] = \{ ' \ 0' \};
117
             int spaceIndex = 0;
118
             int currentArg = 0;
119
120
             printf("\n\n%s", line);
121
122
             //Check for comments, denoted by a "//" as the first 2 characters
123
             //Also check for just an empty line.
124
             if (line[0] != '/' && line[1] != '/' && line[0] != '\n'){
125
                     //Remove the commas and the rs (which stand for registers)
126
                 removeChar(line, ',');
127
                 removeChar(line, '\n');
128
129
                 //First, make sure that everything is lowercase
130
                 for (int i = 0; line[i]; i++) {
131
                     line[i] = tolower(line[i]);
132
133
134
                 //Tokenize Version 1
135
                 //Going char by char in the line, we will also parse out the
     arguements to put in the 2d array args
136
                 for (int i = 0; line[i]; i++) {
137
                     //First, make sure that everything is lowercase
138
                     line[i] = tolower(line[i]);
139
140
                     //If we detect a space or a newline char, we are at the
     end of the word
141
                     //spaceIndex identifies the last space, while i represents
     the current space.
142
                     //Between these is the arguement to be parsed. Copy that
     over to the args array
143
                     if (line[i] == ' ' || line[i] == '\n') {
144
                         //Copy the string to the args array, starting from the
     spaceIndex character and for i-spaceIndex characters
145
                         strncpy(args[currentArg], line+spaceIndex,
     i-spaceIndex);
                         //strncpy does not add a null terminator. We must do
146
     that (Even though the whole array is already initialized to \0, this is
     just good practice)
147
                         args[currentArg][i-spaceIndex] = '\0';
148
                         spaceIndex = i+1;
149
                         currentArg++;
150
                     }
```

```
}
*/
151
152
153
154
155
                 //Using built in tokenizer
156
                 int j = 0;
                 char* token:
157
                 char delimiter[] = " ";
158
159
                 token = strtok(line, delimiter);
160
                 args[j] = token;
161
                 j++;
162
                 while (token) {
163
                     token = strtok(NULL, delimiter);
164
                     args[j] = token;
165
                     j++;
166
                 }
167
168
169
                 //Arguments have been seperated by spaces
170
                 //Remove the r (Which stands for registers) from every
     arguement beyond arg[0]
171
                 //removeChar(args[1], 'r');
172
173
174
                 for (int i = 1; i < 5; i++) {
175
                     removeChar(args[i], 'r');
176
177
                 //There's probably a better way to do this. I can think of
     one: A hashmap and a switch statement.
178
                 //However, since this is a simple instructionset with minimal
     instructions, I have elected to use a if-else ladder
179
                 //If this was a more complicated assembler, the smarter way
     would be a hashmap
180
                 if(strcmp(args[0], "li") == 0) {
181
                     //For some reason, without this printf statement, the
     program segfaults. THIS IS IMPORTANT
182
                     strcat(opcodeOut, "0");
                     strcat(opcodeOut, char2Bin(args[2], 3, 10));
183
                     strcat(opcodeOut, char2Bin(args[3], 16, 16));
184
185
                     strcat(opcodeOut, char2Bin(args[1], 5, 10));
186
                 } else if (strcmp(args[0], "simal") == 0){
187
                     //Do Something
188
                     strcat(opcodeOut, "10");
                     strcat(opcodeOut, "000");
189
190
                     strcat(opcodeOut, char2Bin(args[4], 5, 10));
                     strcat(opcodeOut, char2Bin(args[3], 5, 10));
191
                     strcat(opcodeOut, char2Bin(args[2], 5, 10));
192
193
                     strcat(opcodeOut, char2Bin(args[1], 5, 10));
194
                 } else if (strcmp(args[0], "simah") == 0){
195
                     //Do Something
                     strcat(opcodeOut, "10");
196
                     strcat(opcodeOut, "001");
197
198
                     strcat(opcodeOut, char2Bin(args[4], 5, 10));
199
                     strcat(opcodeOut, char2Bin(args[3], 5, 10));
200
                     strcat(opcodeOut, char2Bin(args[2], 5, 10));
201
                     strcat(opcodeOut, char2Bin(args[1], 5, 10));
                 } else if (strcmp(args[0], "simsl") == 0){
202
```

```
203
                      //Do Something
                      strcat(opcodeOut, "10");
204
                      strcat(opcodeOut, "010");
205
206
                      strcat(opcodeOut, char2Bin(args[4], 5, 10));
207
                      strcat(opcodeOut, char2Bin(args[3], 5, 10));
208
                      strcat(opcodeOut, char2Bin(args[2], 5, 10));
209
                      strcat(opcodeOut, char2Bin(args[1], 5, 10));
210
                  } else if (strcmp(args[0], "simsh") == 0){
211
                      //Do Something
212
                      strcat(opcodeOut, "10");
                      strcat(opcodeOut, "011");
213
214
                      strcat(opcodeOut, char2Bin(args[4], 5, 10));
215
                      strcat(opcodeOut, char2Bin(args[3], 5, 10));
216
                      strcat(opcodeOut, char2Bin(args[2], 5, 10));
217
                      strcat(opcodeOut, char2Bin(args[1], 5, 10));
                  } else if (strcmp(args[0], "slmal") == 0){
218
219
                      //Do Something
                      strcat(opcodeOut, "10");
strcat(opcodeOut, "100");
220
221
222
                      strcat(opcodeOut, char2Bin(args[4], 5, 10));
223
                      strcat(opcodeOut, char2Bin(args[3], 5, 10));
224
                      strcat(opcodeOut, char2Bin(args[2], 5, 10));
225
                      strcat(opcodeOut, char2Bin(args[1], 5, 10));
226
                  } else if (strcmp(args[0], "slmah") == 0){
227
                      //Do Something
228
                      strcat(opcodeOut, "10");
                      strcat(opcodeOut, "101");
229
230
                      strcat(opcodeOut, char2Bin(args[4], 5, 10));
231
                      strcat(opcodeOut, char2Bin(args[3], 5, 10));
232
                      strcat(opcodeOut, char2Bin(args[2], 5, 10));
233
                      strcat(opcodeOut, char2Bin(args[1], 5, 10));
234
                  } else if (strcmp(args[0], "slmsl") == 0){
235
                      //Do Something
236
                      strcat(opcodeOut, "10");
237
                      strcat(opcodeOut, "110");
238
                      strcat(opcodeOut, char2Bin(args[4], 5, 10));
239
                      strcat(opcodeOut, char2Bin(args[3], 5, 10));
240
                      strcat(opcodeOut, char2Bin(args[2], 5, 10));
241
                      strcat(opcodeOut, char2Bin(args[1], 5, 10));
242
                  else\ if\ (strcmp(args[0], "slmsh") == 0){
243
                      //Do Something
244
                      strcat(opcodeOut, "10");
                      strcat(opcodeOut, "111");
245
246
                      strcat(opcodeOut, char2Bin(args[4], 5, 10));
247
                      strcat(opcodeOut, char2Bin(args[3], 5, 10));
                      strcat(opcodeOut, char2Bin(args[2], 5, 10));
248
                      strcat(opcodeOut, char2Bin(args[1], 5, 10));
249
250
                  } else if (strcmp(args[0], "nop") == 0){
251
                      strcat(opcodeOut, "11");
strcat(opcodeOut, "00000000");
252
                      strcat(opcodeOut, "00000");
253
                      strcat(opcodeOut, "00000");
254
                      strcat(opcodeOut, "00000");
255
                  } else if (strcmp(args[0], "shrhi") == 0){
256
257
                      strcat(opcodeOut, "11");
strcat(opcodeOut, "00000001");
258
259
                      strcat(opcodeOut, char2Bin(args[3], 5, 10));
```


```
260
                     strcat(opcodeOut, char2Bin(args[2], 5, 10));
261
                      strcat(opcodeOut, char2Bin(args[1], 5, 10));
                 } else if (strcmp(args[0], "au") == 0){
262
                     strcat(opcodeOut, "11");
strcat(opcodeOut, "00000010");
263
264
265
                      strcat(opcodeOut, char2Bin(args[3], 5, 10));
266
                     strcat(opcodeOut, char2Bin(args[2], 5, 10));
267
                     strcat(opcodeOut, char2Bin(args[1], 5, 10));
268
                 else\ if\ (strcmp(args[0], "cnt1h") == 0){
269
                     //Do Something
270
                     strcat(opcodeOut, "11");
                     strcat(opcodeOut, "00000011");
271
272
273
         //cntlh doesn't have 3 registers - only 2. Therefore, replace rs2 with
     all Os
274
                      strcat(opcodeOut, "00000");
                     strcat(opcodeOut, char2Bin(args[2], 5, 10));
275
276
                      strcat(opcodeOut, char2Bin(args[1], 5, 10));
277
                 } else if (strcmp(args[0], "ahs") == 0){
278
                     //Do Something
                     strcat(opcodeOut, "11");
279
                     strcat(opcodeOut, "00000100");
280
281
282
                     strcat(opcodeOut, char2Bin(args[3], 5, 10));
283
                      strcat(opcodeOut, char2Bin(args[2], 5, 10));
                      strcat(opcodeOut, char2Bin(args[1], 5, 10));
284
285
                 else if (strcmp(args[0], "or") == 0){
286
                     //Do Something
287
                     strcat(opcodeOut, "11");
                     strcat(opcodeOut, "00000101");
288
289
290
                      strcat(opcodeOut, char2Bin(args[3], 5, 10));
291
                      strcat(opcodeOut, char2Bin(args[2], 5, 10));
292
                      strcat(opcodeOut, char2Bin(args[1], 5, 10));
293
                 else if (strcmp(args[0], "bcw") == 0){
294
                     //Do Something
295
                     strcat(opcodeOut, "11");
                     strcat(opcodeOut, "00000110");
296
297
298
                     //bcw doesn't have 3 registers - only 2. Therefore,
     replace rs2 with all 0s
299
                     strcat(opcodeOut, "00000");
300
                      strcat(opcodeOut, char2Bin(args[2], 5, 10));
301
                     strcat(opcodeOut, char2Bin(args[1], 5, 10));
302
                 } else if (strcmp(args[0], "maxws") == 0){
                     //Do Somethina
303
                     strcat(opcodeOut, "11");
304
                     strcat(opcodeOut, "00000111");
305
306
                     strcat(opcodeOut, char2Bin(args[3], 5, 10));
307
                     strcat(opcodeOut, char2Bin(args[2], 5, 10));
308
309
                     strcat(opcodeOut, char2Bin(args[1], 5, 10));
                 } else if (strcmp(args[0], "minws") == 0){
310
                     //Do Something
311
312
                     strcat(opcodeOut, "11");
313
                     strcat(opcodeOut, "00001000");
314
```

```
strcat(opcodeOut, char2Bin(args[3], 5, 10));
315
                     strcat(opcodeOut, char2Bin(args[2], 5, 10));
316
                     strcat(opcodeOut, char2Bin(args[1], 5, 10));
317
318
                 } else if (strcmp(args[0], "mlhu") == 0){
319
                     //Do Something
                     strcat(opcodeOut, "11");
320
                     strcat(opcodeOut, "00001001");
321
322
323
                     strcat(opcodeOut, char2Bin(args[3], 5, 10));
324
                     strcat(opcodeOut, char2Bin(args[2], 5, 10));
325
                     strcat(opcodeOut, char2Bin(args[1], 5, 10));
326
                 } else if (strcmp(args[0], "mlhss") == 0){
327
                     //Do Something
328
                     strcat(opcodeOut, "11");
                     strcat(opcodeOut, "00001010");
329
330
                     strcat(opcodeOut, char2Bin(args[3], 5, 10));
331
332
                     strcat(opcodeOut, char2Bin(args[2], 5, 10));
333
                     strcat(opcodeOut, char2Bin(args[1], 5, 10));
334
                 else if (strcmp(args[0], "and") == 0){
335
                     //Do Something
336
                     strcat(opcodeOut, "11");
                     strcat(opcodeOut, "00001011");
337
338
                     strcat(opcodeOut, char2Bin(args[3], 5, 10));
339
340
                     strcat(opcodeOut, char2Bin(args[2], 5, 10));
341
                     strcat(opcodeOut, char2Bin(args[1], 5, 10));
342
                 else if (strcmp(args[0], "invb") == 0){
343
                     //Do Something
                     strcat(opcodeOut, "11");
344
                     strcat(opcodeOut, "00001100");
345
346
347
                     strcat(opcodeOut, char2Bin(args[3], 5, 10));
348
                     strcat(opcodeOut, char2Bin(args[2], 5, 10));
349
                     strcat(opcodeOut, char2Bin(args[1], 5, 10));
350
                 } else if (strcmp(args[0], "rotw") == 0){
351
                     //Do Something
352
                     strcat(opcodeOut, "11");
                     strcat(opcodeOut, "00001101");
353
354
355
                     strcat(opcodeOut, char2Bin(args[3], 5, 10));
356
                     strcat(opcodeOut, char2Bin(args[2], 5, 10));
357
                     strcat(opcodeOut, char2Bin(args[1], 5, 10));
                 } else if (strcmp(args[0], "sfwu") == 0){
358
                     //Do Something
359
                     strcat(opcodeOut, "11");
360
                     strcat(opcodeOut, "00001110");
361
362
                     strcat(opcodeOut, char2Bin(args[3], 5, 10));
363
364
                     strcat(opcodeOut, char2Bin(args[2], 5, 10));
                     strcat(opcodeOut, char2Bin(args[1], 5, 10));
365
366
                 } else if (strcmp(args[0], "sfhs") == 0){
367
                     //Do Something
                     strcat(opcodeOut, "11");
368
                     strcat(opcodeOut, "00001111");
369
370
                     strcat(opcodeOut, char2Bin(args[3], 5, 10));
371
```

```
372
                     strcat(opcodeOut, char2Bin(args[2], 5, 10));
373
                     strcat(opcodeOut, char2Bin(args[1], 5, 10));
374
                     printf("\nInstruction not found: %s", args[0]);
375
376
                     exit(1);
377
378
                 }
379
                 printf("Opcode: %s", opcodeOut);
fprintf(outputFile, opcodeOut);
380
381
                 fprintf(outputFile, "\n");
382
                 lineIndex++;
383
            }
384
385
386
387
388
         printf("\nThere are a total of %d instructions in this assembly file."
389
     , lineIndex);
390
391
        //Once we're done, fill the rest of the machine code with nop
    instructions
392
        while (lineIndex < 64) {</pre>
             393
394
             lineIndex++;
395
396
        fclose(inputFile);
397
         fclose(outputFile);
398
         return 0;
399 }
```

# Code2Graphics Block Diagram

#### Project ALU



# InstructionBuffer.vhd

```
1
    -- Company: Stony Brook University - ESE 345 Computer Architecture
   -- Engineers: Kyle Han and Summer Wang
   -- Create Date: 11/29/2023 08:24:40 PM
   -- Design Name:
7
   -- Module Name: Instruction Buffer - Behavioral
8
   -- Project Name:
   -- Target Devices:
9
10 -- Tool Versions:
11 -- Description:
12 --
13 -- Dependencies:
14 --
15 -- Revision:
16 -- Revision 0.01 - File Created
17
   -- Additional Comments:
18
19 -----
20
21 library IEEE;
22 library std;
23 use IEEE.STD_LOGIC_1164.ALL;
24 use std.textio.all;
25 use IEEE.NUMERIC STD.ALL;
26 use work.all;
27
28 entity instructionBuffer is
29
      Port(
30
       --Inputs
31
       clk : in std_logic;
32
       filename: in string;
33
34
       --Outputs
35
       instruction: out std_logic_vector(24 downto 0);
36
       pcOutput: out integer);
37 end instructionBuffer;
38
39
40 architecture Behavioral of instructionBuffer is
41
       signal PC: integer := 0;
42
43
44
       type instArray is array (0 to 63) of std_logic_vector(24 downto 0);
45
       signal instBuffer: instArray;
46 begin
47
       process(clk)
48
           file inputFile : text;
49
           variable lineContents : line;
50
           variable i: integer := 0;
           variable readFile: integer := 0;
51
52
           variable tempInst: std_logic_vector(24 downto 0);
53
       begin
54
           --On each rising edge
55
           if(rising edge(clk)) then
```

```
56
                 --If the file hasn't been read into memory, read the file.
    Then, set readFile to 1 so that we won't enter.
57
                if(readFile = 0) then
                     file open(inputFile, filename, READ MODE);
58
59
                     while not endfile(inputFile) loop
                         readline(inputFile, lineContents); -- Reads text
60
    line in file, stores line into line contents
                         read(lineContents, tempInst); -- Reads line contents
61
    and stores it into a temporary variable
62
                         instBuffer(i) <= tempInst; -- Takes the information</pre>
    from the temp variable and inserts it into the instBuffer(i), which is an
    entry in the 64 25-bit instruction set
63
                         i := i + 1;
64
                     end loop;
65
                     file_close(inputFile);
66
                     read\overline{F}ile := 1;
67
                     PC <= 0;
68
                 --If the program counter has not reached the end, increment.
69
                elsif(PC < 63) then</pre>
70
                     PC \leftarrow PC + 1;
71
                else
                     PC <= PC;
72
73
                end if;
74
            end if;
75
        end process;
        -- At any time, the output should be whatever the instruction is
76
77
        instruction <= instBuffer(PC);</pre>
78
        pcOutput <= PC;</pre>
79
80 end Behavioral;
```

# $Instruction Buffer\_tb.vhd$

```
1
    -- Company: Stony Brook University - ESE 345 Computer Architecture
   -- Engineers: Kyle Han and Summer Wang
   -- Create Date: 11/29/2023 9:57:21 PM
   -- Design Name:
7
   -- Module Name: insructionBuffer TB - Behavioral
8
   -- Project Name:
   -- Target Devices:
9
10 -- Tool Versions:
11 -- Description:
12 --
13 -- Dependencies:
14 --
15 -- Revision:
16 -- Revision 0.01 - File Created
   -- Additional Comments:
17
18
19 -----
20
21 library IEEE;
22 library std;
23 use IEEE.STD LOGIC 1164.ALL;
24 use std.textio.all;
25 use IEEE.NUMERIC_STD.ALL;
26 use work.all;
27 use std.env.finish;
28
29 entity instructionBuffer_tb is
30
31 end instructionBuffer tb;
32
33 architecture behavioral of instructionBuffer_tb is
34
        signal clk: std_logic := '0';
35
36
        constant BL_STR :string :="machineCode.txt";
       signal filename: string(1 to BL_STR'length) := BL_STR;
--signal filename: string(1 to 16) := "machineCode.txt"; --With this
37
38
    singular line of code, vivado didn't want to simulate. The constant above
   is a workaround
39
        signal instruction: std logic vector(24 downto 0);
40
41
        constant period : time := 1 us;
42 begin
43
       UUT: entity instructionBuffer
44
           port map(clk => clk,
45
           filename => filename,
46
           instruction => instruction);
47
           testing: process
48
           begin
49
               for i in 0 to 128 loop
50
                   wait for period/2;
51
                    clk <= not clk;</pre>
52
               end loop;
53
                std.env.finish;
```

# IF\_IDRegister.vhd

```
1
    -- Company: Stony Brook University - ESE 345 Computer Architecture
   -- Engineers: Kyle Han and Summer Wang
   -- Create Date: 11/30/2023 2:33:21 PM
   -- Design Name:
7
   -- Module Name: IF/ID Register - Behavioral
8
   -- Project Name:
9
   -- Target Devices:
10 -- Tool Versions:
11 -- Description:
12 --
13 -- Dependencies:
14 --
15 -- Revision:
16 -- Revision 0.01 - File Created
17
   -- Additional Comments:
18
19 -----
20
21
22 library IEEE;
23 library std;
24 use IEEE.STD LOGIC 1164.ALL;
25 use std.textio.all;
26 use IEEE.NUMERIC STD.ALL;
27 use work.all;
28
29 entity if_idRegister is
30
       Port(
31
       --Inputs
32
       instruction: in std_logic_vector(24 downto 0);
33
       clk: in std logic;
34
35
       --Outputs
36
       instructionOut: out std_logic_vector(24 downto 0);
       rs3: out std_logic_vector(4 downto 0); rs2: out std_logic_vector(4 downto 0);
37
38
39
       rs1: out std_logic_vector(4 downto 0);
40
       rd: out std logic vector(4 downto 0));
41 end if idRegister;
42
43
44 architecture behavioral of if idRegister is
45
46 begin
47
       process(clk)
48
       begin
49
            if(rising edge(clk)) then
50
               --On a rising clock edge, we want to see the asynchronous data
   sent out. So whatever is in instruction is split
51
               instructionOut <= instruction;</pre>
52
               rs3 <= instruction(19 downto 15);
53
               rs2 <= instruction(14 downto 10);
54
               --Rs1 = Rs1 unless we have a li instruciton. Then, rs1 gets rd.
```

File: E:/Stony Brook University/4 - Senior Year/ESE 345/Project/Aldec HDL/Pipelined\_SIMD\_Mul

```
rs1 <= instruction(9 downto 5) when (instruction(24) = '1')
else
instruction(4 downto θ);
rd <= instruction(4 downto θ);
end if;
end process;
end process;
end behavioral;
end behavioral;</pre>
```

# RegisterFile.vhd

```
1
     library IEEE;
2
     use IEEE.STD LOGIC 1164.ALL;
3
     USE ieee.numeric std.ALL;
5
6
     entity resgiter file is
7
8
         WR en: in std logic;
                                   -- Write enable
         R1 addr: in std_logic_vector(4 downto 0); -- R1 Address input
9
         R2_addr: in std_logic_vector(4 downto 0); -- R2 Address input R3_addr: in std_logic_vector(4 downto 0); -- R3 Address input Rd_addr: in std_logic_vector(4 downto 0); -- Rd Address input
10
11
12
13
         Rd data: in std logic vector(127 downto 0); -- Rd data in from Write
     -- CLK: in std_logic; -- clock input for RAM
14
15
         R1_out: out std_logic_vector(127 downto 0); -- R2 register output
         R2_out: out std_logic_vector(127 downto 0); -- R2 register output
16
         R3_out: out std_logic_vector(127 downto 0); -- Data output of RAM
17
18
         -- below are all registers to write to file
19
         r0: out std_logic_vector(127 downto 0);
20
         r1: out std logic vector(127 downto 0);
21
         r2: out std_logic_vector(127 downto 0);
         r3: out std_logic_vector(127 downto 0);
22
         r4: out std_logic_vector(127 downto 0);
r5: out std_logic_vector(127 downto 0);
23
24
25
         r6: out std_logic_vector(127 downto 0);
26
         r7: out std_logic_vector(127 downto 0);
27
         r8: out std logic vector(127 downto 0);
28
         r9: out std_logic_vector(127 downto 0);
29
         r10: out std_logic_vector(127 downto 0);
30
         r11: out std_logic_vector(127 downto 0);
         r12: out std_logic_vector(127 downto 0);
31
32
         r13: out std_logic_vector(127 downto 0);
33
         r14: out std_logic_vector(127 downto 0);
34
         r15: out std logic vector(127 downto 0);
35
         r16: out std_logic_vector(127 downto 0);
36
         r17: out std_logic_vector(127 downto 0);
         r18: out std_logic_vector(127 downto 0);
37
         r19: out std_logic_vector(127 downto 0);
38
39
         r20: out std_logic_vector(127 downto θ);
40
         r21: out std_logic_vector(127 downto 0);
41
         r22: out std logic vector(127 downto 0);
42
         r23: out std logic vector(127 downto 0);
43
         r24: out std logic vector(127 downto 0);
         r25: out std_logic_vector(127 downto 0);
44
         r26: out std_logic_vector(127 downto 0);
45
         r27: out std_logic_vector(127 downto 0);
46
47
         r28: out std_logic_vector(127 downto 0);
48
         r29: out std_logic_vector(127 downto θ);
49
         r30: out std logic vector(127 downto 0);
50
         r31: out std_logic_vector(127 downto 0)
51
52
     end resgiter file;
53
54
     architecture comb of resgiter_file is
55
     -- define the new type for the 32*128 register file
56
     type registers array is array (31 downto 0) of std_logic_vector (127
     downto 0);
```

```
57
     -- initial values in the resgiter file
    58
    of each register to be 0
59
        others => (others => '0') );
60
61
    begin
62
        process(all)
63
        -- draft for instruction names: instructionBufferOut,
    id if instructionOut, if ex Instruction, ex wb instruction
64
65
        if(WR en='1') then -- when write enable = 1,
66
            -- write back data into Rd in register file at the provided Rd
    address
67
                registers(to integer(unsigned(Rd addr))) <= Rd Data;</pre>
                -- The index of the registers array needs to be integer so
68
69
                -- converts addr from std_logic_vector -> Unsigned -> Interger
    using numeric std library
70
71
72
73
74
            end if:
75
            --for i in 0 to 31 loop
76
                -- ri <= registers(i);
77
                -- end loop:
78
            R1 out <= registers(to integer(unsigned(R1 addr)));
79
            R2 out <= registers(to integer(unsigned(R2 addr)));
80
            R3 out <= registers(to integer(unsigned(R3 addr)));
81
82
        end process;
83
        -- Data to be read out
84
85
86
        r0 <= registers(0);
87
                r1 <= registers(1);
88
                r2 <= registers(2);
89
                r3 <= registers(3);
                r4 <= registers(4);
90
91
                r5 <= registers(5);
92
                r6 <= registers(6);
93
                r7 <= registers(7);
94
                r8 <= registers(8);
95
                r9 <= registers(9);
96
                r10 \ll registers(10);
97
                rll <= registers(11);
98
                r12 <= registers(12);
99
                r13 \le registers(13);
100
               r14 \le registers(14);
101
               r15 \ll registers(15);
102
               r16 \le registers(16);
103
               r17 \ll registers(17);
104
                r18 \le registers(18);
105
                r19 \le registers(19);
106
                r20 \le registers(20);
107
               r21 \le registers(21);
108
               r22 <= registers(22);
109
                r23 \le registers(23);
```

File: E:/Stony Brook University/4 - Senior Year/ESE 345/Project/Aldec HDL/Pipelined\_SIMD\_Mul

```
110
                 r24 <= registers(24);
111
                r25 <= registers(25);
112
                r26 <= registers(26);
113
                r27 \le registers(27);
114
               r28 <= registers(28);
                r29 <= registers(29);
115
116
                r30 \ll registers(30);
117
                r31 \le registers(31);
118
119 end comb;
```

# RegisterFile\_tb.vhd

```
LIBRARY ieee;
1
2
     use ieee.std logic 1164.ALL;
     use ieee.std logic unsigned.ALL;
3
     use work.all;
4
5
     use std.env.finish;
6
7
     -- VHDL testbench for register file
8
     ENTITY tb Reg File IS
9
     END tb Reg File;
10
11
     ARCHITECTURE Behavioral OF tb Reg File IS
12
13
         -- Component Declaration for register file in VHDL
14
15
         COMPONENT resgiter_file
16
         PORT(
17
             WR en: in std logic;
                                    -- Write enable
18
             R1_addr: in std_logic_vector(4 downto 0); -- R1 Address input
             R2_addr: in std_logic_vector(4 downto 0); -- R2 Address input R3_addr: in std_logic_vector(4 downto 0); -- R3 Address input
19
20
21
             Rd addr: in std logic vector(4 downto 0); -- Rd Address input
22
             Rd data: in std_logic_vector(127 downto 0); -- Rd data in from
     Write Back
23
         -- CLK: in std logic; -- clock input for RAM
             R1_out: out std_logic_vector(127 downto 0); -- R2 register output
24
25
             R2_out: out std_logic_vector(127 downto 0); -- R2 register output
26
             R3 out: out std_logic_vector(127 downto 0) -- Data output of RAM
27
28
         END COMPONENT;
29
30
31
         --Inputs
32
         signal WR_en: std_logic := '0'; -- Write enable
         signal R1_addr: std_logic_vector(4 downto 0) := (others => '0'); --
33
     R1 Address input
         signal R2_addr: std_logic_vector(4 downto 0); -- R2 Address input
34
35
         signal R3_addr: std_logic_vector(4 downto 0); -- R3 Address input
         signal Rd_addr: std_logic_vector(4 downto 0); -- Rd Address input
36
         signal Rd data: std logic_vector(127 downto 0); -- Rd data in from
37
     Write Back
38
39
         --Outputs
40
         signal R1 out: std logic vector(127 downto 0);
41
         signal R2 out: std logic vector(127 downto 0);
42
         signal R3 out: std_logic_vector(127 downto 0);
43
44
     begin
45
         -- Instantiate the single-port RAM in VHDL
46
         uut: entity resgiter file
47
             port map(
48
               WR en => WR en,
49
               R1 addr => R1 addr,
50
               R2 addr => R2 addr,
               R3 addr => R3 addr,
51
52
               Rd_addr => Rd_addr,
53
               Rd data => Rd data,
54
               R1 out => R1 out,
```

```
55
                R2 out => R2 out,
56
                R3 out => R3 out
57
58
59
             test: process
60
             begin
61
                  WR en <= '1':
                  R1_addr <= "00001";
62
                  R2 addr <= "00010";
63
                  R3_addr <= "00011";
64
65
                  Rd_addr <= "00001"; -- supposed to write back to $r1
66
                  Rd_data <= (others => '1');
     --Rd data <= (7 => '1', 5 downto 1 => '1', 6 => B BIT, others => '0');
67
68
                  wait for 20 ns;
69
70
                  WR en \leftarrow '1';
71
                  R1 addr <= "00001";
                  R2_addr <= "00010";
72
73
                  R3_addr <= "00011";
74
                  Rd addr <= "00010"; -- supposed to write back to $r2
75
                  Rd data <= (7 => '1', 4 downto 0 => '1', others => '0');
76
                  wait for 20 ns;
77
78
                  -- when WR en is 0, verify that nothing gets written in
79
                  WR en <= '0';
                  R1_addr <= "00001";
80
                  R2 addr <= "00000";
81
82
                  R3 addr <= "00011";
                  Rd_addr <= "00000"; -- supposed to write back to $r3
83
                  Rd data <= (7 => '1', 4 downto 0 => '1', others => '0');
84
85
                  wait for 20 ns;
86
87
                  WR en <= '1';
88
                  R1 addr <= "00001";
89
                  R2 addr <= "00010";
                  R3 addr <= "00011";
90
91
                  Rd addr <= "00100"; -- supposed to write back to $r4
                  Rd_data <= (7 => '1', 4 downto 0 => '1', others => '0');
92
93
                  wait for 20 ns;
94
                  WR en \leftarrow '1';
95
96
                  R1 addr <= "00100"; -- $r4
97
                  R2 addr <= "00010"; -- $r2
                  R3 addr <= "00011"; -- $r3
98
                  Rd_addr <= "00100"; -- supposed to write back to $r4
Rd_data <= (6 => '1', 3 downto 0 => '1', others => '0');
99
100
101
                  wait for 20 ns;
102
                  WR en \leftarrow '1';
103
104
                  R1 addr <= "00001";
                  R2 addr <= "00010";
105
                  R3 addr <= "00011";
106
                  Rd addr <= "00101"; -- supposed to write back to $r5
107
                  Rd_data <= (7 => '1', 4 downto 0 => '1', others => '0');
108
109
                  wait for 20 ns;
110
                  WR en \leftarrow '1';
111
```

File: E:/Stony Brook University/4 - Senior Year/ESE 345/Project/Aldec HDL/Pipelined\_SIMD\_Mul

```
112
                   R1 addr <= "00001";
                   R2 addr <= "00010";
113
                  R3_addr <= "00011";
Rd_addr <= "00110"; -- supposed to write back to $r6
Rd_data <= (8 => '1', 4 downto 0 => '1', others => '0');
114
115
116
117
                   wait for 20 ns;
118
                  WR en \leftarrow '1';
119
                   R1 addr <= "00100";
120
                   R2_addr <= "00110"; -- supposed to spit out what's written in
121
                   R3_addr <= "00101";
122
                   Rd addr <= "00110"; -- supposed to write back to $r6
123
                   Rd data <= (7 => '1', 4 downto 0 => '1', others => '0');
124
125
                   wait for 20 ns;
126
127
                   WR en \leftarrow '1';
128
                   R1 addr <= "00100";
                   R2_addr <= "00110"; -- supposed to spit out what's written in
129
130
                   R3_addr <= "10101";
                   Rd_addr <= "10101"; -- supposed to write back to $r6
131
                   Rd data <= (100 => '1', 4 downto 0 => '1', others => '0');
132
133
                   wait for 20 ns;
134
135
              finish;
136
              end process;
137 end Behavioral;
```

## IF\_EXRegister.vhd

```
1
    -- Company: Stony Brook University - ESE 345 Computer Architecture
    -- Engineers: Kyle Han and Summer Wang
    -- Create Date: 11/30/2023 2:33:21 PM
   -- Design Name:
7
   -- Module Name: IF/EX Register - Behavioral
8
    -- Project Name:
9
    -- Target Devices:
10 -- Tool Versions:
11 -- Description:
12 --
13 -- Dependencies:
14 --
15 -- Revision:
16 -- Revision 0.01 - File Created
17
   -- Additional Comments:
18
19
20
21
22 library IEEE;
23 library std;
24 use IEEE.STD LOGIC 1164.ALL;
25 use std.textio.all;
26 use IEEE.NUMERIC STD.ALL;
27 use work.all;
28
29 entity if_exRegister is
30
        Port(
31
        --Inputs
32
        clk: in std_logic;
33
34
        instruction: in std_logic_vector(24 downto 0);
35
36
        r3DataIn: in std_logic_vector(127 downto 0);
        r2DataIn: in std_logic_vector(127 downto 0);
37
38
        r1DataIn: in std_logic_vector(127 downto 0);
39
40
        rs3AddressIn: in std logic vector(4 downto 0);
41
        rs2AddressIn: in std logic vector(4 downto 0);
42
        rs1AddressIn: in std_logic_vector(4 downto 0);
43
        rdAddressIn: in std_logic_vector(4 downto 0);
44
45
46
        --Outputs
47
        instructionOut: out std_logic_vector(24 downto 0);
48
49
        rs3Address0ut: out std_logic_vector(4 downto Θ);
        rs2AddressOut: out std_logic_vector(4 downto 0);
50
51
        rs1AddressOut: out std_logic_vector(4 downto 0);
52
        rdAddressOut: out std_logic_vector(4 downto 0);
53
54
        r3DataOut: out std_logic_vector(127 downto 0);
55
        r2DataOut: out std_logic_vector(127 downto 0);
```

```
56
        r1DataOut: out std_logic_vector(127 downto 0)
57
58
59 end if exRegister;
60
61
62 architecture behavioral of if_exRegister is
63
64 begin
65
        process(clk)
66
        begin
67
            if(rising_edge(clk)) then
68
                 --On a rising clock edge, we want to see the asynchronous data
    sent out. So whatever is in instruction is split
69
                instructionOut <= instruction;</pre>
70
71
                rs3AddressOut <= rs3AddressIn;
72
                 rs2AddressOut <= rs2AddressIn;
                rs1AddressOut <= rs1AddressIn;
73
74
                rdAddressOut <= rdAddressIn;</pre>
75
76
                r3DataOut <= r3DataIn;
77
                r2DataOut <= r2DataIn;</pre>
78
                r1DataOut <= r1DataIn;</pre>
79
            end if;
80
        end process;
81
82 end behavioral;
83
```

# forwardingUnit.vhd

```
1
     -- Company: Stony Brook University - ESE 345 Computer Architecture
     -- Engineers: Kyle Han and Summer Wang
    -- Create Date: 11/30/2023 11:24:21 PM
     -- Design Name:
7
     -- Module Name: Forwarding Unit - Behavioral
8
     -- Project Name:
9
     -- Target Devices:
10
    -- Tool Versions:
11
    -- Description:
12
13
    -- Dependencies:
14
     - -
15
     -- Revision:
     -- Revision 0.01 - File Created
16
17
     -- Additional Comments:
18
19
20
21
     library IEEE;
22
     library std;
23
     use IEEE.STD LOGIC 1164.ALL;
24
     use std.textio.all;
25
     use IEEE.NUMERIC STD.ALL;
26
27
     entity fwdUnit is
28
         Port(
29
         --Inputs
30
         --The instruction currently being written back
31
         wbInstruction: in std_logic_vector(24 downto 0);
32
         -- The instruction in the execution stage
33
         exInstruction: in std_logic_vector(24 downto 0);
34
35
         r3DataIn: in std_logic_vector(127 downto 0);
         r2DataIn: in std_logic_vector(127 downto 0);
36
         r1DataIn: in std logic vector(127 downto 0);
37
38
39
         --Data from the output of the wb register file
40
         wbData: in std logic vector(127 downto 0);
41
42
         --Addresses of R3-R1 of the execute stage
43
         exR3Address: in std_logic_vector(4 downto 0);
         exR2Address: in std_logic_vector(4 downto 0);
exR1Address: in std_logic_vector(4 downto 0);
44
45
46
         exRdAddress: in std_logic_vector(4 downto 0);
47
48
         -- Address of Rd of the execute stage
49
         wbRdAddress: in std_logic_vector(4 downto 0);
50
51
52
         --Outputs
53
         r3DataOut: out std_logic_vector(127 downto 0);
54
         r2DataOut: out std_logic_vector(127 downto 0);
55
         r1DataOut: out std_logic_vector(127 downto 0)
```

```
56
         );
57
     end fwdUnit;
58
59
     architecture behavioral of fwdUnit is
60
61
         --For some reason, sensitivity list doesn't work with all
62
         --Originally, I used wbInstruction and exInstruction as a part of the
     sensitivity list.
63
         --Howev
         forward: process(r3DataIn, r2DataIn, r1DataIn, wbData, exR3Address,
64
     exR2Address, exR1Address, exRdAddress, wbRdAddress)
65
         begin
66
             --By default, route the data right through.
67
             r3DataOut <= r3DataIn;
68
             r2DataOut <= r2DataIn;</pre>
69
             r1DataOut <= r1DataIn;</pre>
70
             --If the execute instruction is a nop, just forward the data
71
     through
72
             --There is no wbRd, so there's nothing to check.
73
             if (wbInstruction(24 downto 23) = "11" and wbInstruction(18 downto
     15) = "0000") then
74
                 --Do nothing, just let the data forward through
75
76
             --If the ex opcode is a load imm, we'll compare wbRd to garbage
     addresses.
77
             --No data gets forwarded
             elsif (exInstruction(24) = '0') then
78
79
             --However, if wb instruction is load imm, and ex is also li with
     same rd, we have a hazard.
80
                 if (exRdAddress = wbRdAddress) then
81
                      r1DataOut <= wbData;
82
                 end if;
83
             else
84
                 --Handling any instruction into r3/r4
85
                 --If wb rd = ex rs1, data hazard
86
                 if (wbRdAddress = exR1Address) then
87
                     r1DataOut <= wbData;</pre>
88
                 end if;
89
90
                 -- If wb rd = ex rs2, data hazard
                 if (wbRdAddress = exR2Address) then
91
92
                      r2DataOut <= wbData;
93
                 end if:
94
95
                 --If wb rd = ex rs3, data hazard
96
                 if (wbRdAddress = exR3Address) then
97
                     r3DataOut <= wbData;
98
                 end if;
99
100
             end if;
101
         end process;
102
103
    end behavioral;
```

# forwardingUnit\_tb.vhd

```
1
   -- Company: Stony Brook University - ESE 345 Computer Architecture
   -- Engineers: Kyle Han and Summer Wang
   -- Create Date: 12/2/2023 2:47:21 AM
   -- Design Name:
7
   -- Module Name: forwardingUnit TB - Behavioral
8
   -- Project Name:
   -- Target Devices:
9
10 -- Tool Versions:
11 -- Description:
12 --
13 -- Dependencies:
14 --
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18
19 -----
20
21 library IEEE;
22 library std;
23 use IEEE.STD LOGIC 1164.ALL;
24 use std.textio.all;
25 use IEEE.NUMERIC_STD.ALL;
26 use work.all;
27 use std.env.finish;
28
29 entity forwardingUnit_tb is
30
31 end forwardingUnit tb;
32
33 architecture behavioral of forwardingUnit_tb is
34
       signal ex_wb_instruction: std_logic_vector(24 downto 0);
35
       signal ex_wb_rdData: std_logic_vector(127 downto 0);
36
       signal ex_wb_rdAddress: std_logic_vector(4 downto 0);
37
38
       signal if ex Instruction: std logic vector(24 downto 0);
39
40
       signal if ex rs3Address, if ex rs2Address, if ex rs1Address,
   if ex rdAddress: std logic vector(4 downto 0);
41
       signal if ex rs3Data, if ex rs2Data, if ex rs1Data: std logic vector(
   127 downto 0);
42
43
       signal fwdR3Data: std_logic_vector(127 downto 0);
       signal fwdR2Data: std_logic_vector(127 downto 0);
44
45
       signal fwdR1Data: std_logic_vector(127 downto 0);
46 begin
47
       UUT: entity fwdUnit
48
           port map(wbInstruction => ex wb instruction,
49
           exInstruction => if ex Instruction,
50
51
           r3DataIn => if_ex_rs3Data,
52
           r2DataIn => if_ex_rs2Data,
53
           r1DataIn => if ex rs1Data,
```

```
54
55
           wbData => ex wb rdData,
56
57
            exR3Address => if ex rs3Address,
58
            exR2Address => if ex rs2Address,
59
            exR1Address => if ex rs1Address,
            exRdAddress => if ex rdAddress,
60
61
62
           wbRdAddress => ex wb rdAddress,
63
64
            --Outputs from the mux
65
            r3DataOut => fwdR3Data,
66
            r2DataOut => fwdR2Data,
67
            r1DataOut => fwdR1Data
68
            );
69
            testing: process
70
            begin
71
72
                --1st instruction (in Wb unit) is nop
73
                -- 2nd instruction (in ex unit) is au
74
                ex wb instruction <= "110000000000000000000000000000";</pre>
75
                if ex Instruction <= "1100000010000010000000010";</pre>
76
77
                if ex rs2Data <= X"F0000000000F404000000000123F4240";</pre>
78
79
                if ex rs1Data <= X"F00000000000F404000000000123F4240";</pre>
80
                wait for 10ns;
81
82
83
                std.env.finish;
84
            end process;
85 end behavioral;
```

#### alu.vhd

This code can be found in the previous report.

## alu\_tb.vhd

This code can be found in the previous report.

## EX\_WBRegister.vhd

```
1
   -- Company: Stony Brook University - ESE 345 Computer Architecture
   -- Engineers: Kyle Han and Summer Wang
   -- Create Date: 11/30/2023 2:33:21 PM
   -- Design Name:
7
   -- Module Name: EX/WB Register - Behavioral
8
   -- Project Name:
9
   -- Target Devices:
10 -- Tool Versions:
11 -- Description:
12
   - -
13 -- Dependencies:
14 --
15 -- Revision:
16 -- Revision 0.01 - File Created
17
   -- Additional Comments:
18
19 -----
20
21
22 library IEEE;
23 library std;
24 use IEEE.STD LOGIC 1164.ALL;
25 use std.textio.all;
26 use IEEE.NUMERIC STD.ALL;
27 use work.all;
28
29 entity ex_wbRegister is
30
       Port(
31
       --Inputs
32
       clk: in std_logic;
33
34
       instruction: in std_logic_vector(24 downto 0);
35
36
       rdDataIn: in std_logic_vector(127 downto 0);
37
38
       rdAddressIn: in std_logic_vector(4 downto 0);
39
40
41
       --Outputs
42
       instructionOut: out std_logic_vector(24 downto 0);
43
44
       rdDataOut: out std_logic_vector(127 downto 0);
45
46
       rdAddressOut: out std_logic_vector(4 downto 0)
47
48 end ex wbRegister;
49
50
51 architecture behavioral of ex wbRegister is
52
53 begin
54
       process(clk)
55
       begin
```

File: E:/Stony Brook University/4 - Senior Year/ESE 345/Project/Aldec HDL/Pipelined\_SIMD\_Mul

```
56
             if(rising_edge(clk)) then
                 --On a rising clock edge, we want to see the asynchronous data
57
    sent out. So whatever is in instruction is split
58
                 instructionOut <= instruction;</pre>
59
60
                 rdAddressOut <= rdAddressIn;</pre>
61
62
                 rdDataOut <= rdDataIn;</pre>
            end if;
63
64
        end process;
65
66 end behavioral;
67
```

#### writeBackUnit.vhd

```
1
    -- Company: Stony Brook University - ESE 345 Computer Architecture
   -- Engineers: Kyle Han and Summer Wang
   -- Create Date: 11/30/2023 2:33:21 PM
   -- Desian Name:
7
   -- Module Name: Write Back Unit - Behavioral
8
   -- Project Name:
9
   -- Target Devices:
10 -- Tool Versions:
11 -- Description:
12 --
13 -- Dependencies:
14 --
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18
19 -----
20
21 library IEEE;
22 library std;
23 use IEEE.STD_LOGIC_1164.ALL;
24 use std.textio.all;
25 use IEEE.NUMERIC STD.ALL;
26 use work.all;
27
28 entity writeBackUnit is
29
       Port(
30
       --Inputs
31
       instruction: in std_logic_vector(24 downto 0);
32
       rdDataIn: in std_logic_vector(127 downto 0);
33
       rdAddressIn: in std logic vector(4 downto 0);
34
35
       --Outputs
36
       writeEn: out std_logic;
       rdDataOut: out std_logic_vector(127 downto 0);
37
38
       rdAddressOut: out std logic vector(4 downto 0)
39
       );
40 end writeBackUnit;
41
42
43 architecture behavioral of writeBackUnit is
44 begin
45
       rdDataOut <= rdDataIn:
46
       rdAddressOut <= rdAddressIn;
47
48
       --Write enable is 0 when the instruction is NOP
       writeEn <= '0' when (instruction(24 downto 23) = "11" and instruction(</pre>
49
   18 downto 15) = "0000") else '1';
50 end behavioral;
51
```

## $write Back Unit\_tb.vhd$

```
1
    -- Company: Stony Brook University - ESE 345 Computer Architecture
    -- Engineers: Kyle Han and Summer Wang
   -- Create Date: 11/30/2023 9:57:21 PM
   -- Desian Name:
7
   -- Module Name: insructionBuffer TB - Behavioral
8
   -- Project Name:
    -- Target Devices:
9
10 -- Tool Versions:
11 -- Description:
12 --
13 -- Dependencies:
14 --
15 -- Revision:
16 -- Revision 0.01 - File Created
   -- Additional Comments:
17
18
19 -----
20
21 library IEEE;
22 library std;
23 use IEEE.STD_LOGIC_1164.ALL;
24 use std.textio.all;
25 use IEEE.NUMERIC_STD.ALL;
26 use work.all;
27 use std.env.finish;
28
29 entity writeBackUnit_tb is
30
31 end writeBackUnit_tb;
32
33 architecture behavioral of writeBackUnit tb is
34
        signal instruction: std_logic_vector(24 downto 0);
35
36
        signal rdData: std_logic_vector(127 downto 0);
37
        signal rdAddress: std logic vector(4 downto 0);
38 begin
39
       UUT: entity writeBackUnit
40
           port map(instruction => instruction,
41
            rdDataIn => rdData,
42
            rdAddressIn => rdAddress);
43
           testing: process
44
           begin
45
46
               --WriteEn should be 0
47
               instruction <= "11000000000000000000000000000";</pre>
               rdAddress <= std logic vector(to unsigned(31, 5));
48
49
               rdData <= (100 downto 80 => '1', others => '0');
               wait for 10ns;
50
51
52
               --WriteEn should be 1 for the rest of these
53
               instruction <= "100000000000000000000000000000";</pre>
54
               rdAddress <= std_logic_vector(to_unsigned(5, 5));</pre>
55
               rdData <= (127 downto 80 => '1', others => '0');
```

File: E:/Stony Brook University/4 - Senior Year/ESE 345/Project/Aldec HDL/Pipelined\_SIMD\_Mul

```
56
                 wait for 10ns;
57
58
                 instruction <= "11000011000000000000000000";</pre>
                 rdAddress <= std_logic_vector(to_unsigned(12, 5));</pre>
59
60
                 rdData <= (60 downto 20 => '1', others => '0');
61
                 wait for 10ns;
62
63
                 --WriteEn should be 0
64
                 instruction <= "111111100000000000000000000000";</pre>
                 rdAddress <= std_logic_vector(to_unsigned(31, 5));</pre>
65
                 rdData <= (100 downto 80 => '1', others => '0');
66
                 wait for 10ns;
67
68
69
                 --WriteEn should be 1
70
                 instruction <= "111111100010000000000000000";</pre>
71
                 rdAddress <= std_logic_vector(to_unsigned(31, 5));</pre>
                 rdData <= (100 downto 80 => '1', others => '0');
72
73
                 wait for 10ns;
74
                 std.env.finish;
75
             end process;
76 end behavioral;
```

#### resultFile.txt

Cycle 0

R[RS] = RS DATA M = MUX INPUT DATA FD = FORWARD DATA A = ALU INPUT DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[RD] = WRITE DATA

Cycle 1

STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK
instruction: 02ACF03	opcode: XXXXXXX	function: XXXXXXX	field: XXXXXXX
	R[00]: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	M1: 00000000000000000000000000000000000	WE: 1
	R[00]: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	M2: 00000000000000000000000000000000000	RD: 00
	R[00]: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	M3: 00000000000000000000000000000000000	R[00]: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
		FD: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	

R[RS] = RS DATA M = MUX INPUT DATA FD = FORWARD DATA A = ALU INPUT DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[RD] = WRITE DATA

Cycle 2

-----

STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3	- EXECUTE	STAGE 4 - WRITEBACK
instruction: 1830063	opcode: 02ACF03   R[24]: 000000000000000000000000000000000000	function: XXXXXXX   M1: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	A1: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	field: XXXXXXX
======================================			=======================================	

R[RS] = RS DATA M = MUX INPUT DATA FD = FORWARD DATA A = ALU INPUT DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[RD] = WRITE DATA

Cycle 3

Cycle 3

	STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK
	instruction: 0CF0242	opcode: 1830063	function: 02ACF03	field: XXXXXXX
	D[DC] - DC DATA M - MIV INDIT DATA			 

READ ROUGH IN THE PROPERTY OF THE PROPERTY OF

Cycle 4

STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK	
instruction: 0E24681	    opcode: 0CF0242	function: 1830063	    field: 02ACF03	
	R[00]: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	M2: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	RD: 03	
	 	FD: 0000000000000000000000056780000    AO: 56780000567800005678000056780000	  -===================================	į

R[RS] = RS DATA M = MUX INPUT DATA FD = FORWARD DATA A = ALU INPUT DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[RD] = WRITE DATA

Cycle 5

2	STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK
3	=======================================	============		
1	instruction: OCACF01	opcode: 0E24681		field: 1830063
5		R[20]: 00000000000000000000000000000000000	M1: 00000000000000000000000000000000000	WE: 1
5		R[17]: 000000000000000000000000000000000000	$\mid M2: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX$	RD: 03
1		R[04]: 00000000000000000000000000000000000		R[03]: 56780000567800005678000056780000
}			FD: 56780000567800005678000056780000    AO: 0000781200000000000000000000000000000000	
)		============		
)	R[RS] = RS DATA M = MUX INPUT DATA	A FD = FORWARD DATA $A = ALU INPUT D$	ATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[R	D] = WRITE DATA

Cycle 6

	STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK
	instruction: 1018820		function: 0E24681	1
ı	R[RS] = RS DATA M = MUX INPUT DATA	A FD = FORWARD DATA A = ALU INPUT D	PATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[R	 D] = WRITE DATA

------Cycle 7

cycle /

	STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK
	instruction: 0FE0001	R[01]: 1234000000000000000000000000000000000000	function: 0CACF01	RD: 01
I	=====================================	FD = FORWARD DATA A = ALU INPUT D	=====================================	  D] = WRITE DATA

Cycle 8

STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK
instruction: OCACF01	!!	function: 1018820	!
  ===================================			     D] = WRITE DATA

Cycle 9

cycle 9

	STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK	
	instruction: 0A001E1	opcode: 0CACF01		field: 1018820	
		R[24]: 12345678000000000000000000000000000000000000	M2: XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	1	
		R[21]: 000000000000000000000000000000000000	M3: 00000000000000000000000000000000    A3: 00000000000000000000000000000000000	R[00]: 12345678000000000000000000000000000000000000	
İ			  -===================================	    	İ

Cycle 10

Cycle 10

	STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK	
	instruction: 0880801	    opcode: 0A001E1		    field: 0FE0001	
j		R[15]: F0005678000000000000000000000000000000000	M1: 12345678000000000000000000000000    A1: F0005678000000000000000000000000000000000	WE: 1	İ
İ		R[00]: 12345678000000000000000000000000000000000000	M2: 0000000000000000000000000000000   A2: 00000000000000000000000000000000000	RD: 01	ĺ
		R[00]: 12345678000000000000000000000000000000000000	M3: 00000000000000000000000000000000    A3: 00000000000000000000000000000000000	R[01]: F0005678000000000000000000000000000000000	
			FD: F0005678000000000000000000000000000000    AO: F0005678000000000000000000000000000000000	<i>i</i> [	
	=======================================	=============	=====================================	;	
	R[RS] = RS DATA M = MUX INPUT DATA	A FD = FORWARD DATA A = ALU INPUT D	DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[F	RD] = WRITE DATA	

Cycle 11

186 =============

/ 3   a	STAGE 1 - FETCH		STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK
)   	instruction: 07FD681 	opcode: 0880801	function: 0A001E1	field: 0CACF01
)   5	R[RS] = RS DATA M = MUX INPUT DATA	====================================	=====================================	 D] = WRITE DATA

STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE     ==================================	STAGE 4 - WRITEBACK   ===================================
instruction: 0400001	opcode: 07FD681   R[20]: F0005678000F000000000000000000000000000000000	function: 0880801   M1: F0005678000000000000000000000000000000000	field: 0A001E1    WE: 1    RD: 01    R[01]: F0005678000F000000000000000000000000000000000
R[RS] = RS DATA M = MUX INPUT DATA	I		RD] = WRITE DATA
Cycle 13			
STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK
instruction: 02001E1		function: 07FD681   M1: F0005678000F000000000000000000000000000000000	
R[RS] = RS DATA M = MUX INPUT DATA	FD = FORWARD DATA A = ALU INPUT		====================================
Cycle 14			
STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK
instruction: 0084801	====================================	M3: 1234567800000000000000000000000000000   A3: 12345678000000000000000000000000000000000000	====================================
	  -===================================	FD: F0005678000F4040FEB4000000000000    AO: F0005678000F4040FEB400000000000	
  ===================================	I	==================================	   =================================
R[RS] = RS DATA M = MUX INPUT DATA	I	==================================	I I
R[RS] = RS DATA M = MUX INPUT DATA  Cycle 15  STAGE 1 - FETCH	I .	==================================	l I
R[RS] = RS DATA	FD = FORWARD DATA A = ALU INPUT	====================================	STAGE 4 - WRITEBACK  -====================================
R[RS] = RS DATA M = MUX INPUT DATA  Cycle 15  STAGE 1 - FETCH	FD = FORWARD DATA A = ALU INPUT :  STAGE 2 - DECODE	DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[F]    STAGE 3 - EXECUTE     function: 02001E1     M1: F0005678000F4040FEB4000000000000    A1: F0005678000F4040FEB400000000000     M2: 12345678000000000000000000000000    A2: 12345678000000000000000000000000000000000000	STAGE 4 - WRITEBACK
R[RS] = RS DATA	FD = FORWARD DATA A = ALU INPUT :  STAGE 2 - DECODE	DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[F]    STAGE 3 - EXECUTE     function: 02001E1     M1: F0005678000F4040FEB4000000000000    A1: F0005678000F4040FEB400000000000     M2: 12345678000000000000000000000000    A2: 12345678000000000000000000000000000000000000	STAGE 4 - WRITEBACK
R[RS] = RS DATA	FD = FORWARD DATA A = ALU INPUT :  STAGE 2 - DECODE	DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[F]    STAGE 3 - EXECUTE     function: 02001E1     M1: F0005678000F4040FEB4000000000000    A1: F0005678000F4040FEB400000000000     M2: 12345678000000000000000000000000    A2: 12345678000000000000000000000000000000000000	STAGE 4 - WRITEBACK   ===================================
R[RS] = RS DATA	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK   ===================================

STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK
instruction: 1828C24	opcode: 1818022	    function: 0084801	field: 02001E1
	R[01]: F0005678000F4040FEB40000000F0000	M1: F0005678000F4040FEB400000000000    A1: F0005678000F4040FEB4000000F0000	WE: 1
	R[00]: 12345678000000000000000000000000000000000000	M2: 00000000000000000000000000000000000	RD: 01
	R[03]: 56780000567800005678000056780000	M3: 00000000000000000000000000000000000	R[01]: F0005678000F4040FEB40000000F0000
		FD: F0005678000F4040FEB40000000F0000   AO: F0005678000F4040FEB40000000F4240	
=============	=======================================	=====================================	===========

281 Cycle 17 282 ==========

283				
284	STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK
285		-=========		
286	instruction: 1858485	opcode: 1828C24	function: 1818022	field: 0084801
287		R[01]: F0005678000F4040FEB40000000F4240	M1: F0005678000F4040FEB40000000F0000    A1: F0005678000F4040FEB40000000F4240	WE: 1
288		R[03]: 56780000567800005678000056780000	M2: 123456780000000000000000000000000    A2: 12345678000000000000000000000000000000000000	RD: 01
289		R[05]: 00000000000000000000000000000000000	M3: 56780000567800005678000056780000    A3: 56780000567800005678000056780000	R[01]: F0005678000F4040FEB40000000F4240
290			FD: F0005678000F4040FEB40000000F4240    AO: 0004000800040002000B000000040003	
291	=======================================		=======================================	
292	R[RS] = RS DATA M = MUX INPUT DATA	FD = FORWARD DATA A = ALU INPUT DA	ATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[R	D] = WRITE DATA

297 Cycle 18

297	Cycle 18				
298	=======================================				
299					
300	STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK	ıΙ
301		===========		=============	ιÌ
302	instruction: 18600A6	opcode: 1858485	function: 1828C24	field: 1818022	ιİ
303	i i	R[04]: 00000000000000000000000000000000000	M1: F0005678000F4040FEB40000000F4240    A1: F0005678000F4040FEB40000000F4240	WE: 1	ιÌ

 		R[11]: 00000000000000000000000000000000000	M3: 00000000000000000000000000000000000	A3: 00000000000000000000000000000000000	R[02]: 0004000800040002000B000000040 
R[RS] = RS DATA	M = MUX INPUT DATA	FD = FORWARD DATA A = ALU INPUT D	I .	ı	D] = WRITE DATA
 Cycle 19					
STAGE 1	; ;	STAGE 2 - DECODE	STAGE 3	- EXECUTE	STAGE 4 - WRITEBACK
=====================================	Į į	   opcode: 18600A6   R[05]: 00000000000000000000000000000000000	====================================	A1: F6785678567F4040FEFC0000567F4240   A2: F0005678000F4040FEB40000000F4240   A3: 00000000000000000000000000000000000	=====================================
R[RS] = RS DATA	M = MUX INPUT DATA	 FD = FORWARD DATA A = ALU INPUT D	ATA AO = ALU OUTPUT WE = WRITE I	ı	D] = WRITE DATA
 Cycle 20					
STAGE 1	- ! !	STAGE 2 - DECODE	STAGE 3	- EXECUTE	STAGE 4 - WRITEBACK
=====================================	7		function: 18600A6   M1: 00000000000000000000000000000000000	A1: F0005678000F4040FEB40000000F4240   A2: 12345678000000000000000000000000000000000000	=====================================
R[RS] = RS DATA	M = MUX INPUT DATA	=====================================		======================================	=======D] = WRITE DATA
 Cycle 21 					
STAGE 1	- FETCH	STAGE 2 - DECODE	STAGE 3	- EXECUTE	STAGE 4 - WRITEBACK
=====================================	!!	==============    opcode: 18394C7	=====================================	======================================	=====================================
 		R[07]: 00000000000000000000000000000000000	M3: 00000000000000000000000000000000000	A3: 00000000000000000000000000000000000	R[06]: 0FFFA987FFF0BFBF014BFFFFFFF0B
			FD: 0FFFA987FFF0BFBF014BFFFFFFF0BDBF	AO: 00000000000000000000000000000000000	
  -===================================	M = MUX INPUT DATA	    FD = FORWARD DATA A = ALU INPUT D	FD: 0FFFA987FFF0BFBF014BFFFFFFF0BDBF  ====================================	AO: 00000000000000000000000000000000000	
R[RS] = RS DATA  Cycle 22	I !	I I	FD: 0FFFA987FFF0BFBF014BFFFFFFF0BDBF  ====================================	AO: 00000000000000000000000000000000000	 
R[RS] = RS DATA  Cycle 22  STAGE 1	M = MUX INPUT DATA	FD = FORWARD DATA A = ALU INPUT D  STAGE 2 - DECODE	FD: 0FFFA987FFF0BFBF014BFFFFFFFF0BDBF  ====================================	AO: 00000000000000000000000000000000000	====================================
R[RS] = RS DATA ===================================	M = MUX INPUT DATA  - FETCH	FD = FORWARD DATA A = ALU INPUT D	FD: 0FFFA987FFF0BFBF014BFFFFFFFF0BDBF  ====================================	AO: 00000000000000000000000000000000000	STAGE 4 - WRITEBACK   field: 18594C7   WE: 1   RD: 07   R[07]: 00000000000000000000000000000000000
R[RS] = RS DATA  Cycle 22  STAGE 1	M = MUX INPUT DATA  - FETCH	STAGE 2 - DECODE	FD: 0FFFA987FFF0BFBF014BFFFFFFF0BDBF	AO: 00000000000000000000000000000000000	STAGE 4 - WRITEBACK   field: 18594C7   WE: 1   RD: 07   R[07]: 00000000000000000000000000000000000
R[RS] = RS DATA 	M = MUX INPUT DATA  - FETCH	FD = FORWARD DATA A = ALU INPUT D  STAGE 2 - DECODE  ===================================	FD: 0FFFA987FFF0BFBF014BFFFFFFF0BDBF	AO: 00000000000000000000000000000000000	STAGE 4 - WRITEBACK   Field: 18594C7   WE: 1   RD: 07   R[07]: 00000000000000000000000000000000000
R[RS] = RS DATA	M = MUX INPUT DATA  - FETCH	STAGE 2 - DECODE	FD: 0FFFA987FFF0BFBF014BFFFFFFF0BDBF	AO: 00000000000000000000000000000000000	STAGE 4 - WRITEBACK
R[RS] = RS DATA 	M = MUX INPUT DATA  - FETCH	STAGE 2 - DECODE	FD: 0FFFA987FFF0BFBF014BFFFFFFF0BDBF	AO: 00000000000000000000000000000000000	STAGE 4 - WRITEBACK
R[RS] = RS DATA	- FETCH	STAGE 2 - DECODE	FD: 0FFFA987FFF0BFBF014BFFFFFFF0BDBF	AO: 00000000000000000000000000000000000	STAGE 4 - WRITEBACK
R[RS] = RS DATA	- FETCH	STAGE 2 - DECODE	FD: 0FFFA987FFF0BFBF014BFFFFFFF0BDBF	AO: 00000000000000000000000000000000000	STAGE 4 - WRITEBACK
R[RS] = RS DATA	- FETCH	STAGE 2 - DECODE	FD: 0FFFA987FFF0BFBF014BFFFFFFF0BDBF	AO: 00000000000000000000000000000000000	STAGE 4 - WRITEBACK
R[RS] = RS DATA	M = MUX INPUT DATA  - FETCH - FETCH - FETCH - FETCH - FETCH - FETCH - M = MUX INPUT DATA  - FETCH - M = MUX INPUT DATA	STAGE 2 - DECODE    STAGE 2 - DECODE	FD: OFFFA987FFF0BFBF014BFFFFFF0BDBF	AO: 00000000000000000000000000000000000	STAGE 4 - WRITEBACK
R[RS] = RS DATA	M = MUX INPUT DATA  - FETCH	STAGE 2 - DECODE	FD: OFFFA987FFF0BFBF014BFFFFFF0BDBF	AO: 00000000000000000000000000000000000	STAGE 4 - WRITEBACK

Cycle 25 

	STAGE 1 - FETCH	STAGE 2 - DECODE		STAGE 4 - WRITEBACK
	instruction: 180A4CB		function: 18180C9	field: 18414C8   WE: 1
		R[09]: 00000000000000000000000000000000000	M2: 12345678000000000000000000000000000000000000	RD: 08   R[08]: F0005678FFF0BFBFFEB40000FFF0BDBF 
-		=====================================		=====================================

\_\_\_\_\_ Cycle 26 

STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK
instruction: 00356BF                		function: 186A4CA   M1: 0FFFA987FFF0BFBF014BFFFFFFF0BDBF    A1: 0FFFA987FFF0BFBF014BFFFFFF0BDBF   M2: 00000000000000000000000000000000000	R[09]: 000C0008000C000E00050010000C000D

R[RS] = RS DATA M = MUX INPUT DATA FD = FORWARD DATA A = ALU INPUT DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION

Cycle 27

	STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK
	=====================================	R[21]: 000000000000000000000000000000000000	function: 180A4CB	RD: 10
	      R[RS] = RS DATA	   =================================	FD: 870FFFA9FEFFFFC2FFFF014BEDFFFF85    AO: 00070054007F005F0000007F007F005E     ==================================	     D] = WRITE DATA

Cycle 28

STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK	
instruction: 08FFFFF	1	function: 00356BF	field: 180A4CB	
 	R[00]: 12345678000000000000000000000000000000000000	M3: 0FFFA987FFF0BFBF014BFFFFFFF0BDBF   A3: 0FFFA987FFF0BFBF014BFFFFFFF0BDBF   FD: 00070054007F005F000007F007F005E   A0: 000000000000000000000000000000000	R[11]: 00070054007F005F0000007F007F005E	   

R[RS] = RS DATA M = MUX INPUT DATA FD = FORWARD DATA A = ALU INPUT DATA AO = ALU OUTPUT

Cycle 29

STAGE 3 - EXECUTE STAGE 2 - DECODE || function: 050001F instruction: OCOOOBF || field: 00356BF 

R[RS] = RS DATA M = MUX INPUT DATA FD = FORWARD DATA A = ALU INPUT DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[RD] = WRITE DATA

Cycle 30 490 ==========

STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK
===================================	R[00]: 12345678000000000000000000000000000000000000	function: 08FFFFF	1
R[RS] = RS DATA	A FD = FORWARD DATA A = ALU INPUT D	DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[R	D] = WRITE DATA

504 =========== Cycle 31

STAGE 1 - FETCH STAGE 2 - DECODE STAGE 3 - EXECUTE STAGE 4 - WRITEBACK instruction: 050001E function: OCOOOBF opcode: 0124C7E field: 08FFFFF | WE: 1 R[31]: 000000000007FFF000080000001AB5 || FD: 000000000007FFF000080000001AB5 || AO: 000000500007FFF000080000001AB5 R[RS] = RS DATA M = MUX INPUT DATA FD = FORWARD DATA A = ALU INPUT DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[RD] = WRITE DATA 

Cycle 32

================

STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK
instruction: 08000BE	R[00]: 12345678000000000000000000000000000000000000	function: 0124C7E   M1: 00000000000000000000000000000000000	RD: 31    R[31]: 000000500007FFF0000800000001AB5
======================================			:  ============

A = ALU INPUT DATA FD = FORWARD DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[RD] = WRITE DATA

Cycle 33

	STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK
	instruction: 0C000FE	opcode: 08000BE	=====================================	============================    field: 0124C7E
ij		R[05]: 00000000000000000000000000000000000	M1: 000000000000000000000000000000000    A1: 00000000000000000000000000000000000	WE: 1
		R[00]: 12345678000000000000000000000000000000000000	M2: 12345678000000000000000000000000000000000000	RD: 30
		R[00]: 12345678000000000000000000000000000000000000	M3: 12345678000000000000000000000000000000000000	R[30]: 00000000000000000000000000000000000
			FD: 00000000000000000000000000000000000	
	D[DC] - DC DATA M - MIV INDIT DATA	ED - EODWADD DATA A - ALLI INDITED	====================================	=====================================

FD = FORWARD DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION

\_\_\_\_\_ Cycle 34

\_\_\_\_\_\_

STAGE 1 - FETCH STAGE 2 - DECODE STAGE 3 - EXECUTE STAGE 4 - WRITEBACK instruction: 1827BFD opcode: 0C000FE function: 08000BE || field: 050001E 

R[RS] = RS DATA M = MUX INPUT DATA FD = FORWARD DATA A = ALU INPUT DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[RD] = WRITE DATA

\_\_\_\_\_ Cycle 35

STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK
instruction: 0ECA87C	    opcode: 1827BFD	function: OCOOOFE	field: 08000BE
	R[31]: 0000000500007FFF000080000001AB5	M1: 00000000000000000000000000000000000	WE: 1
	R[30]: 00000000000005000080000009263	M2: 12345678000000000000000000000000000000000000	RD: 30
	R[04]: F6785678567F4040FEFC0000567F4240	M3: 12345678000000000000000000000000000000000000	R[30]: 000000000000050000800000009263
		FD: 00000000000000000000000000000000000	
:======================================	:===  ============	=======================================	
R[RS] = RS DATA M = MUX INPUT	DATA FD = FORWARD DATA A = ALU INPUT D	ATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[R	D] = WRITE DATA

584 ===========

Cycle 36 

3	STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK	
) ) 1	instruction: 0C4203C	====================================	=====================================	==========================    field: OC000FE	
2		R[10]: 870FFFA9FEFFFFC2FFFF014BEDFFFF85	M2: 0000000000000050000800000009263    A2: 000000070000005000080000009263	RD: 30	
; 1		R[25]: 00000000000000000000000000000000000  	M3: F6785678567F4040FEFC0000567F4240    A3: F6785678567F4040FEFC0000567F4240     FD: 000000700000005000080000009263    A0: 0000000C00007FFF00008000000AD18	R[30]: 000000070000000500008000000009263   	
5	DIDGI DO DAMA M MIN TADUM DAMA				

R[RS] = RS DATA M = MUX INPUT DATA FD = FORWARD DATA A = ALU INPUT DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[RD] = WRITE DATA

Cycle 37

604	STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK
605				
606	instruction: 06FFFFC	opcode: 0C4203C	function: 0ECA87C	field: 1827BFD

		R[01]: 00000000000000000000000000000000000	M1: 00000000000000000000000000000000000	5    RD: 29 0    R[29]: 0000000C00007FFF000080000000A 0
R[RS] = RS DATA	============ M = MUX INPUT DATA	FD = FORWARD DATA A = ALU INPUT D	BATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION	==  ==================================
Cycle 38				
STAGE 1 -	!	STAGE 2 - DECODE	STAGE 3 - EXECUTE	1.1
instruction: 05FFFFC		opcode: 06FFFFC	function: 0C4203C   M1: 00000000000000000000000000000000000	1 1
		R[31]: 0000000500007FFF0000800000001AB5     R[31]: 0000000500007FFF0000800000001AB5	M2: F0005678FFF0BFBFFEB40000FFF0BDBF    A2: F0005678FFF0BFBFFEB40000FFF0BDB     M3: F0005678FFF0BFBFFEB40000FFF0BDBF    A3: F0005678FFF0BFBFFEB40000FFF0BDB     FD: 6543000000000000000000000000000000000000	F    R[28]: 6543000000000000000000000000000000000000
R[RS] = RS DATA	M = MUX INPUT DATA	FD = FORWARD DATA A = ALU INPUT D		==  ==================================
Cycle 39				
STAGE 1 -	!	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK ==  =================================
instruction: 020019C	į	opcode: 05FFFFC   R[31]: 654321010000000000000000000000000000000000	function: 06FFFFC	field: 0C4203C 0    WE: 1
		R[31]: 0000000500007FFF000080000001AB5     R[31]: 0000000500007FFF0000800000001AB5	M2: 0000000500007FFF0000800000001AB5    A2: 000000500007FFF000080000001AB   M3: 000000500007FFF0000800000001AB5    A3: 000000500007FFF000080000001AB   FD: 65432101000000000000000000000000000000    A0: 65432101000000007FFF000000000000000000000000	5    RD: 28 5    R[28]: 6543210100000000000000000000
=====================================	M = MUX INPUT DATA	FD = FORWARD DATA A = ALU INPUT D		==  ==================================
Cycle 40				
STAGE 1 -		STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK
instruction: 000001C	!	opcode: 020019C	function: 05FFFFC	==  ==================================
		R[12]: 65432101000000007FFF000000000000000000000000	M1: 6543210100000000000000000000000000000    A1: 65432101000000007FFF000000000000000000000000	5    RD: 28 5    R[28]: 6543210100000007FFF000000000
=====================================	M = MUX INPUT DATA	1	=====================================	==  ==================================
Cycle 41				
STAGE 1 -	-	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK
instruction: 182E79B	!	opcode: 000001C	function: 020019C	==  -=================================
		R[00]: 65432101000000007FFFFFFF00000000                   R[00]: 1234567800000000000000000000000                   R[00]: 1234567800000000000000000000000	M1: 65432101000000007FFF000000000000    A1: 6543210100000007FFFFFFF0000000     M2: 12345678000000000000000000000000000000000000	0    RD: 28 0    R[28]: 6543210100000007FFFFFFF00000
R[RS] = RS DATA	M = MUX INPUT DATA	1		!!
Cycle 42				
STAGE 1 -	i	DIAGE Z DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK
instruction: 02001FB	!	========    opcode: 182E79B	function: 000001C	field: 020019C
Instruction. UZUUIFB		R[28]: 65432101000000007FFFFFFF000C0000     R[25]: 000000000000000000000000000000000000	M1:       654321010000000007FFFFFFF00000000         A1:       654321010000000007FFFFFFF000C000           M2:       1234567800000000000000000000000         A2:       1234567800000000000000000000           M3:       12345678000000000000000000000         A3:       12345678000000000000000000000	0    RD: 28 0    R[28]: 6543210100000007FFFFFFF000C0
INSCRUCCION: UZUUIFB	į		FD: 65432101000000007FFFFFFFF000C0000   AO: 6543210100000007FFFFFFFF000C000	•
	      M = MUX INPUT DATA	 	FD: 65432101000000007FFFFFFF000C0000    AO: 65432101000000007FFFFFFF000C000	==  ==================================
======================================	I	 		1 1
R[RS] = RS DATA R[rs] = RS DATA	I	 		1 1
=====================================	M = MUX INPUT DATA  - FETCH	FD = FORWARD DATA A = ALU INPUT DESCRIPTION   STAGE 2 - DECODE	DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION  STAGE 3 - EXECUTE	R[RD] = WRITE DATA
  -===================================	M = MUX INPUT DATA  - FETCH	FD = FORWARD DATA A = ALU INPUT D	DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION  STAGE 3 - EXECUTE	R[RD] = WRITE DATA

\_\_\_\_\_\_ Cycle 44 

713

714

724

729

730

745

746

747

748

749 750

751

752

753 754

755

761

762

763 764

765

766

767

768

769

770

771

772

777

778

779 780

781

782

783

784

785

786

787 788

793

794

795

805 806

STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK
instruction: 181737A	R[18]: 000000000000000000000000000000000000	function: 02001FB	field: 182E79B
	R[16]: 000000000000000000000000000000000000	FD: 654321010000000000000000000000000000000000	R[2/]: 6545210100000000/FFFFFFF000C0000   

A = ALU INPUT DATA M = MUX INPUT DATA FD = FORWARD DATA AO = ALU OUTPUT R[RD] = WRITE DATA WE = WRITE ENABLE RD = WRITE DESTINATION

Cycle 45

	STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK
	instruction: 184982C	opcode: 181737A		!!
	====================================			 

\_\_\_\_\_ Cycle 46 ================

STAGE 1 - FETCH STAGE 2 - DECODE STAGE 3 - EXECUTE instruction: 02000B1 opcode: 184982C field: 008481B function: 181737A R[01]: F0005678000F4040FEB40000000F4240 || M1: 6543210100000007FFFFFFF000F0000 || A1: 6543210100000007FFFFFFF000F4240 || WE: 1 R[06]: 0FFFA987FFF0BFBF014BFFFFFF0BDBF | M2: 65432101000000007FFFFFFF000C0000 | A2: 65432101000000007FFFFFFF000C0000 | RD: 27 R[09]: 000C0008000C000E00050010000C000D | M3: 0004000800040002000B000000040003 | A3: 0004000800040002000B000000040003 | R[27]: 65432101000000007FFFFFFF000F4240 FD: 65432101000000007FFFFFFF000F4240 || AO: CA86420200000000FFFFFFE001B4240

R[RS] = RS DATA M = MUX INPUT DATA FD = FORWARD DATA A = ALU INPUT DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[RD] = WRITE DATA

Cycle 47 

STAGE 1 - FETCH STAGE 2 - DECODE STAGE 3 - EXECUTE STAGE 4 - WRITEBACK opcode: 02000B1 field: 181737A instruction: 1830231 function: 184982C | M1: F0005678000F4040FEB4000000F4240 | A1: F0005678000F4040FEB40000000F4240 WE: 1 || M2: OFFFA987FFF0BFBF014BFFFFFFF0BDBF || A2: OFFFA987FFF0BFBF014BFFFFFFF0BDBF | RD: 26 R[26]: CA86420200000000FFFFFFE001B4240 

FD: CA86420200000000FFFFFFE001B4240 || AO: 3942D148301FAFC00000000311AADC0 

R[RS] = RS DATA M = MUX INPUT DATA FD = FORWARD DATA A = ALU INPUT DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION

Cycle 48 

STAGE 3 - EXECUTE |-----|| function: 02000B1 || field: 184982C instruction: 0000070 R[12]: 3942D148301FAFC000000000311AADC0 R[RS] = RS DATA M = MUX INPUT DATA FD = FORWARD DATA A = ALU INPUT DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[RD] = WRITE DATA

Cycle 49

\_\_\_\_\_

796 STAGE 4 - WRITEBACK STAGE 1 - FETCH STAGE 2 - DECODE STAGE 3 - EXECUTE 797 |------| field: 02000B1 798 instruction: 1830210 opcode: 0000070 function: 1830231 799 WE: 1 800 RD: 17 801 802 803 804 R[RS] = RS DATA M = MUX INPUT DATA FD = FORWARD DATA A = ALU INPUT DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[RD] = WRITE DATA

807 808 =========== Cycle 50

R[RS] = RS DATA M = MUX INPUT DATA FD = FORWARD DATA A = ALU INPUT DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[RD] = WRITE DATA

-----

STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK
instruction: 118C612	R[17]: 000500000005000000500000050000	function: 1830210	RD: 16

R[RS] = RS DATA M = MUX INPUT DATA FD = FORWARD DATA A = ALU INPUT DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[RD] = WRITE DATA

Cycle 52

STAGE 1 - FETCH STAGE 2 - DECODE STAGE 3 - EXECUTE STAGE 4 - WRITEBACK instruction: 118C612 opcode: 118C612 function: 138C60F field: 1830210 R[16]: 00000003000000300000030000003 WE: 1 R[17]: 000500000050000005000000500000 | M2: 000500000050000005000000 | A2: 0005000000500000050000050000 | RD: 16 M3: 000500000050000005000000500000 | A3: 00050000005000000500000050000 | R[17]: 000500000005000000500000050000 R[16]: 00000003000000300000030000003 FD: 00000003000000030000000300000003 || AO: 000000160000001600000016 

R[RS] = RS DATA M = MUX INPUT DATA FD = FORWARD DATA A = ALU INPUT DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[RD] = WRITE DATA

Cycle 53

s	STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK	
=========    instruction:    	1294A0D	R[17]: 0005000000050000005000000500000	function: 118C612	field: 138C60F    WE: 1    RD: 15    R[15]: 0000001600000160000001600000016	

R[RS] = RS DATA M = MUX INPUT DATA FD = FORWARD DATA A = ALU INPUT DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[RD] = WRITE DATA

Cycle 54

STAGE 1 - FETCH STAGE 2 - DECODE STAGE 3 - EXECUTE STAGE 4 - WRITEBACK |----instruction: 1853153 opcode: 1294A0D function: 118C612 field: 118C612 R[16]: 00000003000000300000030000003 M1: 00000003000000030000000300000003 || A1: 000000030000003000000300000003 WE: 1 | M2: 000500000005000000500000050000 | A2: 00050000005000000500000050000 R[18]: 0000001C0000001C0000001C0000001C RD: 18 R[18]: 0000001C0000001C0000001C0000001C M3: 00050000005000000500000050000 || A3: 00050000005000000500000050000 R[18]: 0000001C0000001C0000001C0000001C FD: 0000001C0000001C0000001C0000001C || AO: 0000001C0000001C0000001C0000001C 

R[RS] = RS DATA M = MUX INPUT DATA FD = FORWARD DATA A = ALU INPUT DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[RD] = WRITE DATA

Cycle 55

888 ===========

STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK
R[12]: 3942D148301FAFC00000000311AADC0	M2: 0000001C0000001C0000001C0000001C    A2: 0000001C0000001C0000001C0000001C     M3: 0000001C0000001C0000001C0    A3: 0000001C0000001C0000001C0	RD: 18
R R	pcode: 1853153   1853153	

R[RS] = RS DATA M = MUX INPUT DATA FD = FORWARD DATA A = ALU INPUT DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[RD] = WRITE DATA

905 Cycle 56 906 ========

instruction: 14841F5		opcode: 14841F4	function: 1853153   M1: 870FFFA9FEFFFFC2FFFF014BEDFFFF85	A1: 870FFFA9FEFFFFC2FFFF014BEDFFFF85	field: 1294A0D    WE: 1
		R[16]: 000000030000003000000300000003   R[16]: 0000000300000030000003000000300000030000	M2: 3942D148301FAFC00000000311AADC0 M3: 870FFFA9FEFFFFC2FFFF014BEDFFFF85 FD: 0000030D0000030D0000030D0000030D	A2: 3942D148301FAFC00000000311AADC0   A3: 870FFFA9FEFFFFC2FFFF014BEDFFFF85   A0: 870F0057FEFF003E00000000EDFF007B	RD: 13   R[13]: 0000030D0000030D0000030D0000003
=====================================	M = MUX INPUT DATA	==============		·	====================================
Cycle 57					
STAGE 1 -	- FETCH	STAGE 2 - DECODE	STAGE 3	B - EXECUTE	STAGE 4 - WRITEBACK
======================================	Į.	=========    opcode: 14841F5			====================================
		R[15]: 00000016000000160000001600000016   R[16]: 0000000300000030000003000000300000030000	M1: 00000016000000160000001600000016   M2: 000000030000003000000300000003   M3: 00000030000003000000300000003   FD: 870F0057FEFF003E00000000EDFF007B	A1: 00000016000000160000001600000016   A2: 000000030000003000000300000030000003   A3: 0000003000000300000030000003   A0: 00000160000001F000000160000001F	WE: 1    RD: 19    R[19]: 870F0057FEFF003E00000000EDFF00
=====================================	M = MUX INPUT DATA	FD = FORWARD DATA A = ALU INPUT D		·	RD] = WRITE DATA
Cycle 58					
======================================	- FETCH	STAGE 2 - DECODE	STAGE 3	3 - EXECUTE	STAGE 4 - WRITEBACK
  ===================================	========		-=====================================	, 	-===================================
INSCINCTION: UCOUNTY		opcode: 040000F   R[00]: 00000016000000160000001600000016	function: 14841F5   M1: 000000160000001600000016	A1: 00000016000000160000001600000016	WE: 1
		R[00]: 12345678000000000000000000000000000000000000	M2: 0000000300000030000000300000003   M3: 0000003000000300000030000003   FD: 000000160000001F000000160000001F	A2: 000000030000003000000300000003   A3: 00000003000000300000030000003   A0: 00000160000001F000000160000001F	RD: 20    R[20]: 000000160000001F00000016000000 
R[RS] = RS DATA	M = MUX INPUT DATA	====================================	DATA AO = ALU OUTPUT WE = WRITE :	ENABLE RD = WRITE DESTINATION R[F	-===================================
 Cycle 59					
STAGE 1 -  ====================================		STAGE 2 - DECODE    ===================================		- EXECUTE 	
instruction: 16AD5F6		opcode: 0C0000F   R[00]: 000000160000016000001600000016	function: 040000F   M1: 00000016000001600000160000016	A1: 00000016000000160000001600000016	field: 14841F5    WE: 1
		R[00]: 12345678000000000000000000000000000000000000	M2: 12345678000000000000000000000000000000000000	A2: 12345678000000000000000000000000000000000000	RD: 21    R[21]: 000000160000001F00000016000000
  ===================================	======================================	  ===================================	-====================================	:	   =================================
					-,
Cycle 60					
	– FRTCH	STAGE 2 - DECODE	STAGE 3	3 - EXECUTE	STAGE 4 - WRITEBACK
STAGE 1 -					
STAGE 1 -  ====================================	=========	=======    opcode: 16AD5F6	function: 0C0000F	 	====================================
	=========	opcode: 16AD5F6	function: 0C0000F   M1: 00000016000000160000001600000016   M2: 12345678000000000000000000000000000000000000	::	====================================
======================================	=========	R[15]: 00000016000000160000000000000000000000	M1: 00000016000000160000001600000016   M2: 12345678000000000000000000000000000000000000	A2: 12345678000000000000000000000000000000000000	WE: 1    RD: 15    R[15]: 00000016000001600000000000000000000000
	========          	R[15]: 00000016000000160000000000000000000000	M1: 00000016000000160000001600000016  M2: 12345678000000000000000000000000000000000000	A2: 12345678000000000000000000000000000000000000	WE: 1    RD: 15    R[15]: 00000016000001600000000000000000000000
======================================	======================================	R[15]: 00000016000000160000000000000000000000	M1: 00000016000000160000001600000016  M2: 12345678000000000000000000000000000000000000	A2: 12345678000000000000000000000000000000000000	WE: 1    RD: 15    R[15]: 00000016000001600000000000000000000000
=====================================	======================================	R[15]: 00000016000000160000000000000000000000	M1: 00000016000000160000001600000016  M2: 12345678000000000000000000000000000000000000	A2: 12345678000000000000000000000000000000000000	WE: 1    RD: 15    R[15]: 00000016000001600000000000000000000000
====================================	======================================	R[15]: 00000016000000160000000000000000000000	M1: 00000016000000160000001600000016   M2: 12345678000000000000000000000000000000000000	A2: 12345678000000000000000000000000000000000000	WE: 1    RD: 15    R[15]: 00000016000001600000000000000000000000
====================================	======================================	R[15]: 00000016000000160000000000000000000000	M1: 00000016000000160000001600000016   M2: 12345678000000000000000000000000000000000000	A2: 12345678000000000000000000000000000000000000	WE: 1    RD: 15    R[15]: 00000016000001600000000000000000000000
instruction: 17AD5F7   instruction: 17AD5F7 	======================================	R[15]: 00000016000000160000000000000000000000	M1: 00000016000000160000001600000016   M2: 12345678000000000000000000000000000000000000	A2: 12345678000000000000000000000000000000000000	WE: 1    RD: 15    R[15]: 00000016000001600000000000000000000000
instruction: 17AD5F7	======================================	R[15]: 00000016000000160000000000000000000000	M1: 00000016000000160000001600000016   M2: 12345678000000000000000000000000000000000000	A2: 12345678000000000000000000000000000000000000	WE: 1    RD: 15    R[15]: 00000016000001600000000000000000000000
instruction: 17AD5F7   instruction: 17AD5F7 	======================================	R[15]: 00000016000000160000000000000000000000	M1: 000001600000160000001600000016   M2: 12345678000000000000000000000000000000000000	A2: 12345678000000000000000000000000000000000000	WE: 1   RD: 15   R[15]: 00000016000001600000000000000000000000
instruction: 17AD5F7   instruction: 17AD5F7 	======================================	R[15]: 00000016000000160000000000000000000000	M1: 000001600000160000001600000016   M2: 12345678000000000000000000000000000000000000	A2: 12345678000000000000000000000000000000000000	WE: 1   RD: 15   R[15]: 00000016000001600000000000000000000000
instruction: 17AD5F7   instruction: 17AD5F7 	======================================	R[15]: 00000016000000160000000000000000000000	M1: 000001600000160000001600000016   M2: 12345678000000000000000000000000000000000000	A2: 12345678000000000000000000000000000000000000	WE: 1   RD: 15   R[15]: 00000016000001600000000000000000000000
instruction: 17AD5F7	======================================	R[15]: 00000016000000160000000000000000000000	M1: 000001600000160000001600000016   M2: 12345678000000000000000000000000000000000000	A2: 12345678000000000000000000000000000000000000	WE: 1   RD: 15   R[15]: 00000016000001600000000000000000000000
instruction: 17AD5F7	======================================	R[15]: 00000016000000160000000000000000000000	M1: 00000016000000160000001600000016   M2: 12345678000000000000000000000000000000000000	A2: 12345678000000000000000000000000000000000000	WE: 1   RD: 15   R[15]: 00000016000001600000000000000000000000
instruction: 17AD5F7	======================================	R[15]: 00000016000000160000000000000000000000	M1: 00000016000000160000001600000016   M2: 12345678000000000000000000000000000000000000	A2: 12345678000000000000000000000000000000000000	WE: 1
instruction: 17AD5F7	======================================	R[15]: 00000016000000160000000000000000000000	M1: 00000016000000160000001600000016   M2: 12345678000000000000000000000000000000000000	A2: 12345678000000000000000000000000000000000000	WE: 1

Cycle 63

\_\_\_\_\_

	STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK
	instruction: 1800000	R[00]: 12345678000000000000000000000000000000000000	function: 1875DF8	field: 17AD5F7   WE: 1   RD: 23   R[23]: 0000000000001CE00000000000001CE
Ιİ	=======================================	İ=====================================	====================================	[============

WE = WRITE ENABLE

RD = WRITE DESTINATION

AO = ALU OUTPUT

A = ALU INPUT DATA

Cycle 64 

	STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK
	instruction: 1872459	R[00]: 12345678000000000000000000000000000000000000	function: 1800000	RD: 24
ı	   סרו איז אר אר אר אר אר אר אר אר אר אר אר אר אר	ן מידעת דווג – ג גייגת תפגשפסי – מיד איינות איינות איינו איינות אוות איינות או או אוות אוות איינות איינות איינות איינות איינות איינות איינות אוות איינות איינות איינות איינות איינות איינות איינות איינות אוות אוות אוות אוות אוות אוות אוות א	ן  וס ארדייגעדייטישר שידוסש – סס שוסגעדיים שרדיסש – שו ארדייגעדייטישר שידוסש – סס איז סיידוסע – סס איז מ	ן – חוֹ – איז איז א היי איז א היי איז א היי איז א היי און איז א היי איז איז איז איז איז איז איז איז איז איז איז איז איז איז איז איז איז איז איז

FD = FORWARD DATA

\_\_\_\_\_ Cycle 65

	STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK
	=======================================			
	instruction: 1872459	opcode: 1872459	function: 1800000	field: 1800000
		R[02]: 0004000800040002000B000000040003	M1: 123456780000000000000000000000000    A1: 12345678000000000000000000000000000000000000	WE: 0
		R[09]: 000C0008000C000E00050010000C000D	M2: 123456780000000000000000000000000    A2: 12345678000000000000000000000000000000000000	RD: 00
Ιİ		R[14]: 000000000000000000000000000000000000	M3: 1234567800000000000000000000000    A3: 12345678000000000000000000000000000000000000	R[00]: 0000000000000000000000000000000000
İİ			FD: 000000000000000000000000000000000000	
Ιİ	=======================================			=============

FD = FORWARD DATA A = ALU INPUT DATAAO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION

Cycle 66 

STAGE 1 - FETCH	STAGE 2 - DECODE		STAGE 4 - WRITEBACK
instruction: 1872459	opcode: 1872459   R[02]: 0004000800040002000B000000040003     R[09]: 000C0008000C000E00050010000C000D     R[14]: 000000000000000000000000000000000000	function: 1872459   M1: 0004000800040002000B000000040003    A1: 0004000800040002000B000000040003   M2: 000C0008000C000E00050010000C000D    A2: 000C0008000C000E00050010000C000D   M3: 0000000000000000000000000000000000    A3: 00000000000000000000000000000000000	RD: 00    R[00]: 0000000000000000000000000000000000
	  -===================================		

R[RS] = RS DATA M = MUX INPUT DATA FD = FORWARD DATA A = ALU INPUT DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION

Cycle 67 

1083				
1084	STAGE 1 - FETCH	STAGE 2 - DECODE	STAGE 3 - EXECUTE	STAGE 4 - WRITEBACK
1085	============			
1086	instruction: 1872459	opcode: 1872459	function: 1872459	field: 1872459
1087		R[02]: 0004000800040002000B000000040003	M1: 0004000800040002000B000000040003    A1: 0004000800040002000B000000040003	WE: 1
1088		R[09]: 000C0008000C000E00050010000C000D	M2: 000C0008000C000E00050010000C000D    A2: 000C0008000C000E00050010000C000D	RD: 25
1089		R[14]: 000000000000000000000000000000000000	M3: 000000000000000000000000000000000000	R[25]: 000800000008000C0005FFF00008000A
1090			FD: 00080000008000C0005FFF00008000A    AO: 000800000008000C0005FFF00008000A	
1091	============			
1092	R[RS] = RS DATA M = MUX INPUT DATA	A FD = FORWARD DATA $A$ = ALU INPUT D	DATA AO = ALU OUTPUT WE = WRITE ENABLE RD = WRITE DESTINATION R[R	D] = WRITE DATA

1097 R1 F0005678000F4040FEB40000000F4240

1098 R2 0004000800040002000B000000040003

1099 R3 56780000567800005678000056780000 1100 R4 F6785678567F4040FEFC0000567F4240

1101 R5 F0005678000F4040FEB40000000F4240

1102 R6 OFFFA987FFF0BFBF014BFFFFFFF0BDBF

1103 R7 OFFFA987000F4040014BFFFF000F4240

1104 R8 F0005678FFF0BFBFFEB40000FFF0BDBF 1105 R9 000C0008000C000E00050010000C000D

1106 R10 870FFFA9FEFFFC2FFFF014BEDFFFF85 1107 R11 00070054007F005F0000007F007F005E

1108 R12 3942D148301FAFC00000000311AADC0 1109 R13 0000030D0000030D0000030D0000030D

1111 R15 000000000000160000000000000016

1112	R16	0000003000000300000030000003
1113	R17	000500000050000005000000050000
1114	R18	0000001C0000001C0000001C0000001C
1115	R19	870F0057FEFF003E00000000EDFF007B
1116	R20	000000160000001F000000160000001F
1117	R21	000000160000001F000000160000001F
1118	R22	0000000000003AB000000000003AB
1119	R23	0000000000001CE0000000000001CE
1120	R24	0000000000001B80000000000001B8
1121	R25	000800000008000C0005FFF00008000A
1122	R26	CA86420200000000FFFFFFE001B4240
1123	R27	65432101000000007FFFFFFF000F4240
1124	R28	65432101000000007FFFFFFF000C0000
1125	R29	0000000C00007FFF000080000000AD18
1126	R30	00000070000005000080000009263
1127	R31	0000000500007FFF000080000001AB5