## **MCUXpresso SDK API Reference Manual**

## **NXP Semiconductors**

Document Number: MCUXSDKAPIRM

Rev. 0

Dec 2019



## **Contents**

Chapter	Introduction
Chapter	Driver errors status
Chapter	Architectural Overview
Chapter	Trademarks
4.0.1	Clock Driver
4.0.2	ECSPI: Serial Peripheral Interface Driver
4.0.3	ECSPI Driver
4.0.4	ECSPI FreeRTOS Driver
4.0.5	ECSPI SDMA Driver
4.0.6	GPT: General Purpose Timer
4.0.7	GPIO: General-Purpose Input/Output Driver
4.0.8	GPIO Driver
4.0.9	I2C: Inter-Integrated Circuit Driver
4.0.10	I2C Driver
4.0.11	I2C FreeRTOS Driver
4.0.12	TMU: Thermal Management Unit Driver
4.0.13	PDM: Microphone Interface
4.0.14	PDM Driver
4.0.15	PDM SDMA Driver
4.0.16	PWM: Pulse Width Modulation Driver
4.0.17	PWM Driver
4.0.18	UART: Universal Asynchronous Receiver/Transmitter Driver
4.0.19	UART Driver
4.0.20	UART FreeRTOS Driver
4.0.21	UART SDMA Driver
4.0.22	MU: Messaging Unit
4.0.23	RDC: Resource Domain Controller
4.0.24	RDC_SEMA42: Hardware Semaphores Driver
4.0.25	SAI: Serial Audio Interface
4.0.26	SAI Driver
4.0.27	SAI DMA Driver
4.0.28	SAI EDMA Driver
4.0.29	SAI SDMA Driver
4.0.30	SDMA: Smart Direct Memory Access (SDMA) Controller Driver

MCUXpresso SDK API Reference Manual

iii

Section	Contents				
Number	Title	Page Number			
4.0.31	SEMA4: Hardware Semaphores Driver	334			
4.0.32	WDOG: Watchdog Timer Driver	342			
4.0.33	Debug Console	350			
4.0.34	Semihosting	362			
4.0.35	SWO	366			
4.0.36	Serial Manager	369			
4.0.37	Serial Port Uart	380			
4.0.38	Serial Port USB	382			
4.0.39	USB Device Configuration	384			
4.0.40	Serial Port SWO	386			
4.0.41	Serial Port Virtual USB	387			
4.0.42	Pdm_edma	390			
4.0.43	GenericList	397			
4.0.44	UART_Adapter	403			

## Chapter 1 Introduction

The MCUXpresso Software Development Kit (MCUXpresso SDK) is a collection of software enablement for NXP Microcontrollers that includes peripheral drivers, multicore support and integrated RTOS support for FreeRTOS<sup>TM</sup>. In addition to the base enablement, the MCUXpresso SDK is augmented with demo applications, driver example projects, and API documentation to help users quickly leverage the support provided by MCUXpresso SDK. The MCUXpresso SDK Web Builder is available to provide access to all MCUXpresso SDK packages. See the MCUXpresso Software Development Kit (SD-K) Release Notes (document MCUXSDKRN) in the Supported Devices section at MCUXpresso-SDK: Software Development Kit for MCUXpresso for details.

The MCUXpresso SDK is built with the following runtime software components:

- Arm<sup>®</sup> and DSP standard libraries, and CMSIS-compliant device header files which provide direct access to the peripheral registers.
- Peripheral drivers that provide stateless, high-performance, ease-of-use APIs. Communication drivers provide higher-level transactional APIs for a higher-performance option.
- RTOS wrapper driver built on top of MCUXpresso SDK peripheral drivers and leverage native RT-OS services to better comply to the RTOS cases.
- Real time operation systems (RTOS) for FreeRTOS OS.
- Stacks and middleware in source or object formats including:
  - CMSIS-DSP, a suite of common signal processing functions.
  - The MCUXpresso SDK comes complete with software examples demonstrating the usage of the peripheral drivers, RTOS wrapper drivers, middleware, and RTOSes.

All demo applications and driver examples are provided with projects for the following toolchains:

- IAR Embedded Workbench
- GNU Arm Embedded Toolchain

The peripheral drivers and RTOS driver wrappers can be used across multiple devices within the product family without modification. The configuration items for each driver are encapsulated into C language data structures. Device-specific configuration information is provided as part of the MCUXpresso SDK and need not be modified by the user. If necessary, the user is able to modify the peripheral driver and RTOS wrapper driver configuration during runtime. The driver examples demonstrate how to configure the drivers by passing the proper configuration data to the APIs. The folder structure is organized to reduce the total number of includes required to compile a project.

The rest of this document describes the API references in detail for the peripheral drivers and RT-OS wrapper drivers. For the latest version of this and other MCUXpresso SDK documents, see the mcuxpresso.nxp.com/apidoc/.

Deliverable	Location	
Demo Applications	<pre><install_dir>/boards/<board_name>/demo</board_name></install_dir></pre>	
	apps	
Driver Examples	<pre><install_dir>/boards/<board_name>/driver</board_name></install_dir></pre>	
	examples	
Documentation	<install_dir>/docs</install_dir>	
Middleware	<install_dir>/middleware</install_dir>	
Drivers	<install_dir>/<device_name>/drivers/</device_name></install_dir>	
CMSIS Standard Arm Cortex-M Headers, math	<install_dir>/CMSIS</install_dir>	
and DSP Libraries		
Device Startup and Linker	<pre><install_dir>/<device_name>/<toolchain>/</toolchain></device_name></install_dir></pre>	
MCUXpresso SDK Utilities	<pre><install_dir>/devices/<device_name>/utilities</device_name></install_dir></pre>	
RTOS Kernel Code	<install_dir>/rtos</install_dir>	

Table 2: MCUXpresso SDK Folder Structure

# **Chapter 2 Driver errors status**

- kStatus\_ECSPI\_Busy = 6400
- kStatus\_ECSPI\_Idle = 6401
- kStatus\_ECSPI\_Error = 6402
- kStatus ECSPI HardwareOverFlow = 6403
- kStatus\_I2C\_Busy = 1100
- kStatus\_I2C\_Idle = 1101
- kStatus\_I2C\_Nak = 1102
- kStatus I2C ArbitrationLost = 1103
- kStatus\_I2C\_Timeout = 1104
- kStatus\_I2C\_Addr\_Nak = 1105
- kStatus\_PDM\_Busy = 7200
- kStatus\_PDM\_CLK\_LOW = 7201
- kStatus\_PDM\_FIFO\_ERROR = 7202
- kStatus\_PDM\_QueueFull = 7203
- kStatus\_PDM\_Idle = 7204
- kStatus\_UART\_TxBusy = 2800
- kStatus\_UART\_RxBusy = 2801
- kStatus\_UART\_TxIdle = 2802
- kStatus\_UART\_RxIdle = 2803
- kStatus\_UART\_TxWatermarkTooLarge = 2804
- kStatus\_UART\_RxWatermarkTooLarge = 2805
- kStatus\_UART\_FlagCannotClearManually = 2806
- kStatus UART Error = 2807
- kStatus\_UART\_RxRingBufferOverrun = 2808
- kStatus\_UART\_RxHardwareOverrun = 2809
- kStatus\_UART\_NoiseError = 2810
- kStatus\_UART\_FramingError = 2811
- kStatus\_UART\_ParityError = 2812
- kStatus\_UART\_BaudrateNotSupport = 2813
- kStatus\_UART\_BreakDetect = 2814
- kStatus\_SAI\_TxBusy = 1900
- kStatus\_SAI\_RxBusy = 1901
- kStatus\_SAI\_TxError = 1902
- kStatus\_SAI\_RxError = 1903
- kStatus\_SAI\_QueueFull = 1904
- kStatus\_SAI\_TxIdle = 1905
- kStatus\_SAI\_RxIdle = 1906
- kStatus\_SDMA\_ERROR = 7300

• kStatus\_SDMA\_Busy = 7301

## Chapter 3 Architectural Overview

This chapter provides the architectural overview for the MCUXpresso Software Development Kit (MCUXpresso SDK). It describes each layer within the architecture and its associated components.

#### Overview

The MCUXpresso SDK architecture consists of five key components listed below.

- 1. The Arm Cortex Microcontroller Software Interface Standard (CMSIS) CORE compliance device-specific header files, SOC Header, and CMSIS math/DSP libraries.
- 2. Peripheral Drivers
- 3. Real-time Operating Systems (RTOS)
- 4. Stacks and Middleware that integrate with the MCUXpresso SDK
- 5. Demo Applications based on the MCUXpresso SDK




Figure 1: MCUXpresso SDK Block Diagram

## MCU header files

Each supported MCU device in the MCUXpresso SDK has an overall System-on Chip (SoC) memory-

mapped header file. This header file contains the memory map and register base address for each peripheral and the IRQ vector table with associated vector numbers. The overall SoC header file provides access to the peripheral registers through pointers and predefined bit masks. In addition to the overall SoC memory-mapped header file, the MCUXpresso SDK includes a feature header file for each device. The feature header file allows NXP to deliver a single software driver for a given peripheral. The feature file ensures that the driver is properly compiled for the target SOC.

## **CMSIS Support**

Along with the SoC header files and peripheral extension header files, the MCUXpresso SDK also includes common CMSIS header files for the Arm Cortex-M core and the math and DSP libraries from the latest CMSIS release. The CMSIS DSP library source code is also included for reference.

## **MCUXpresso SDK Peripheral Drivers**

The MCUXpresso SDK peripheral drivers mainly consist of low-level functional APIs for the MCU product family on-chip peripherals and also of high-level transactional APIs for some bus drivers/DM-A driver/eDMA driver to quickly enable the peripherals and perform transfers.

All MCUXpresso SDK peripheral drivers only depend on the CMSIS headers, device feature files, fsl\_common.h, and fsl\_clock.h files so that users can easily pull selected drivers and their dependencies into projects. With the exception of the clock/power-relevant peripherals, each peripheral has its own driver. Peripheral drivers handle the peripheral clock gating/ungating inside the drivers during initialization and deinitialization respectively.

Low-level functional APIs provide common peripheral functionality, abstracting the hardware peripheral register accesses into a set of stateless basic functional operations. These APIs primarily focus on the control, configuration, and function of basic peripheral operations. The APIs hide the register access details and various MCU peripheral instantiation differences so that the application can be abstracted from the low-level hardware details. The API prototypes are intentionally similar to help ensure easy portability across supported MCUXpresso SDK devices.

Transactional APIs provide a quick method for customers to utilize higher-level functionality of the peripherals. The transactional APIs utilize interrupts and perform asynchronous operations without user intervention. Transactional APIs operate on high-level logic that requires data storage for internal operation context handling. However, the Peripheral Drivers do not allocate this memory space. Rather, the user passes in the memory to the driver for internal driver operation. Transactional APIs ensure the NVIC is enabled properly inside the drivers. The transactional APIs do not meet all customer needs, but provide a baseline for development of custom user APIs.

Note that the transactional drivers never disable an NVIC after use. This is due to the shared nature of interrupt vectors on devices. It is up to the user to ensure that NVIC interrupts are properly disabled after usage is complete.

## **Interrupt handling for transactional APIs**

A double weak mechanism is introduced for drivers with transactional API. The double weak indicates two levels of weak vector entries. See the examples below:

PUBWEAK SPI0\_IRQHandler
PUBWEAK SPI0\_DriverIRQHandler
SPI0\_IRQHandler

```
LDR R0, =SPI0_DriverIRQHandler
BX R0
```

The first level of the weak implementation are the functions defined in the vector table. In the devices/<-DEVICE\_NAME>/<TOOLCHAIN>/startup\_<DEVICE\_NAME>.s/.S file, the implementation of the first layer weak function calls the second layer of weak function. The implementation of the second layer weak function (ex. SPI0\_DriverIRQHandler) jumps to itself (B). The MCUXpresso SDK drivers with transactional APIs provide the reimplementation of the second layer function inside of the peripheral driver. If the MCUXpresso SDK drivers with transactional APIs are linked into the image, the SPI0\_DriverIRQHandler is replaced with the function implemented in the MCUXpresso SDK SPI driver.

The reason for implementing the double weak functions is to provide a better user experience when using the transactional APIs. For drivers with a transactional function, call the transactional APIs and the drivers complete the interrupt-driven flow. Users are not required to redefine the vector entries out of the box. At the same time, if users are not satisfied by the second layer weak function implemented in the MCU-Xpresso SDK drivers, users can redefine the first layer weak function and implement their own interrupt handler functions to suit their implementation.

The limitation of the double weak mechanism is that it cannot be used for peripherals that share the same vector entry. For this use case, redefine the first layer weak function to enable the desired peripheral interrupt functionality. For example, if the MCU's UART0 and UART1 share the same vector entry, redefine the UART0\_UART1\_IRQHandler according to the use case requirements.

#### **Feature Header Files**

The peripheral drivers are designed to be reusable regardless of the peripheral functional differences from one MCU device to another. An overall Peripheral Feature Header File is provided for the MCUXpresso SDK-supported MCU device to define the features or configuration differences for each sub-family device.

## **Application**

See the Getting Started with MCUXpresso SDK document (MCUXSDKGSUG).

## Chapter 4 Trademarks

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: http://www.nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EM-BRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4M-OBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHM-OS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUI-CC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TD-MI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, Dynam-IQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, Vision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2019 NXP B.V.

## 4.0.1 Clock Driver

#### 4.0.1.1 Overview

The MCUXpresso SDK provides APIs for MCUXpresso SDK devices' clock operation.

## **Data Structures**

- struct ccm\_analog\_frac\_pll\_config\_t
  - Fractional-N PLL configuration. More...
- struct ccm\_analog\_integer\_pll\_config\_t

Integer PLL configuration. More...

#### **Macros**

- #define OSC24M\_CLK\_FREQ 24000000U
  - XTAL 24M clock frequency.
- #define CLKPAD\_FREQ 0U
  - pad clock frequency.
- #define ECŠPI CLÓCKS
  - Clock ip name array for ECSPI.
- #define GPIO\_CLOCKS
  - Clock ip name array for GPIO.
- #define GPT CLOCKS
  - Clock ip name array for GPT.
- #define I2C CLOCKS
  - Clock ip name array for I2C.
- #define IOMUX\_CLOCKS
  - Clock ip name array for IOMUX.
- #define PWM CLOCKS
  - Clock ip name array for PWM.
- #define RDC CLOCKS
  - Clock ip name array for RDC.
- #define SAI CLOCKS
  - Clock ip name array for SAI.
- #define RDC\_SEMA42\_CLOCKS
  - Clock ip name array for RDC SEMA42.
- #define UART\_CLOCKS
  - Clock ip name array for UART.
- #define USDHC\_CLOCKS
  - Clock ip name array for USDHC.
- #define WDOG CLOCKS
  - Clock ip name array for WDOG.
- #define TMU\_CLOCKS
  - Clock ip name array for TEMPSENSOR.
- #define SDMA\_CLOCKS
  - Clock ip name array for SDMA.
- #define MU CLOCKS

Clock ip name array for MU.

```
• #define OSPI CLOCKS
     Clock ip name array for QSPI.

    #define PDM CLOCKS

     Clock ip name array for PDM.
• #define CCM_BIT_FIELD_EXTRACTION(val, mask, shift) (((val) & (mask)) >> (shift))
     CCM reg macros to extract corresponding registers bit field.
• #define CCM_REG_OFF(root, off) (*((volatile uint32_t *)((uint32_t)(root) + (off))))
     CCM reg macros to map corresponding registers.
• #define AUDIO PLL1 GEN CTRL OFFSET 0x00
     CCM Analog registers offset.
• #define CCM_ANALOG_TUPLE(reg, shift) ((((reg)&0xFFFFU) << 16U) | ((shift)))
     CCM ANALOG tuple macros to map corresponding registers and bit fields.
• #define CCM TUPLE(ccgr, root) ((ccgr) << 16U | (root))
     CCM CCGR and root tuple.

    #define kCLOCK_CoreSysClk kCLOCK_CoreM4Clk

     For compatible with other platforms without CCM.
• #define CLOCK_GetCoreSysČlkFreq CLOCK_GetCoreM4Freq
```

## **Enumerations**

```
enum clock_name_t {
 kCLOCK_CoreM4Clk,
 kCLOCK AxiClk,
 kCLOCK_AhbClk,
 kCLOCK_IpgClk }
    Clock name used to get clock frequency.
• enum clock ip name t { ,
```

For compatible with other platforms without CCM.

```
kCLOCK Debug = CCM TUPLE(4U, 32U),
kCLOCK_Dram = CCM_TUPLE(5U, 64U),
kCLOCK Ecspi1 = CCM TUPLE(7U, 101U),
kCLOCK_Ecspi2 = CCM_TUPLE(8U, 102U),
kCLOCK Ecspi3 = CCM TUPLE(9U, 131U),
kCLOCK_Gpio1 = CCM_TUPLE(11U, 33U),
kCLOCK_Gpio2 = CCM_TUPLE(12U, 33U),
kCLOCK_Gpio3 = CCM_TUPLE(13U, 33U),
kCLOCK Gpio4 = CCM TUPLE(14U, 33U),
kCLOCK_Gpio5 = CCM_TUPLE(15U, 33U),
kCLOCK\_Gpt1 = CCM\_TUPLE(16U, 107U),
kCLOCK Gpt2 = CCM TUPLE(17U, 108U),
kCLOCK\_Gpt3 = CCM\_TUPLE(18U, 109U),
kCLOCK Gpt4 = CCM TUPLE(19U, 110U),
kCLOCK_Gpt5 = CCM_TUPLE(20U, 111U),
kCLOCK Gpt6 = CCM TUPLE(21U, 112U),
kCLOCK I2c1 = CCM TUPLE(23U, 90U),
kCLOCK_12c2 = CCM_TUPLE(24U, 91U),
kCLOCK_12c3 = CCM_TUPLE(25U, 92U),
kCLOCK I2c4 = CCM TUPLE(26U, 93U),
kCLOCK_Iomux0 = CCM_TUPLE(27U, 33U),
kCLOCK Iomux1 = CCM TUPLE(28U, 33U),
kCLOCK_Iomux2 = CCM_TUPLE(29U, 33U),
kCLOCK Iomux3 = CCM TUPLE(30U, 33U),
kCLOCK Iomux4 = CCM TUPLE(31U, 33U),
kCLOCK_Mu = CCM_TUPLE(33U, 33U),
kCLOCK_Ocram = CCM_TUPLE(35U, 16U),
kCLOCK OcramS = CCM TUPLE(36U, 32U),
kCLOCK_Pwm1 = CCM_TUPLE(40U, 103U),
kCLOCK_Pwm2 = CCM_TUPLE(41U, 104U),
kCLOCK_Pwm3 = CCM_TUPLE(42U, 105U),
kCLOCK_Pwm4 = CCM_TUPLE(43U, 106U),
kCLOCK Ospi = CCM TUPLE(47U, 87U),
kCLOCK_Rdc = CCM_TUPLE(49U, 33U),
kCLOCK Sai1 = CCM TUPLE(51U, 75U),
kCLOCK Sai2 = CCM TUPLE(52U, 76U),
kCLOCK_Sai3 = CCM_TUPLE(53U, 77U),
kCLOCK_Sai4 = CCM_TUPLE(54U, 78U),
kCLOCK Sai5 = CCM TUPLE(55U, 79U),
kCLOCK_Sai6 = CCM_TUPLE(56U, 80U),
kCLOCK Sdma1 = CCM TUPLE(58U, 33U),
kCLOCK_Sdma2 = CCM_TUPLE(59U, 35U),
kCLOCK Sec Debug = CCM TUPLE(60U, 33U),
kCLOCK Sema42 1 = CCM TUPLE(61U, 33U),
kCLOCK\_Sema42\_2 = CCM\_TUPLE(62U, 33U),
kCLOCK_Sim_display = CCM_TUPLE(63U, 16U),
kCLOCK_Sim_m = CCMCTUXPIres65 SDR UPI Reference Manual
```

12 kCLOCK\_Sim\_main = CCM\_TUPLE(66U, 16U), kCLOCK\_Sim\_s = CCM\_TUPLE(67U, 32U),

```
kCLOCK TempSensor = CCM TUPLE(98U, 0xFFFF) }
    CCM CCGR gate control.
enum clock_root_control_t {
 kCLOCK RootM4 = (uint32 t)(&(CCM)->ROOT[1].TARGET ROOT),
 kCLOCK_RootAxi = (uint32_t)(&(CCM)->ROOT[16].TARGET_ROOT),
 kCLOCK RootNoc = (uint32 t)(&(CCM)->ROOT[26].TARGET ROOT),
 kCLOCK RootAhb = (uint32 t)(&(CCM)->ROOT[32].TARGET ROOT),
 kCLOCK_RootIpg = (uint32_t)(\&(CCM)->ROOT[33].TARGET_ROOT),
 kCLOCK RootAudioAhb = (uint32 t)(&(CCM)->ROOT[34].TARGET ROOT),
 kCLOCK RootAudioIpg = (uint32 t)(&(CCM)->ROOT[35].TARGET ROOT),
 kCLOCK_RootDramAlt = (uint32_t)(&(CCM)->ROOT[64].TARGET_ROOT),
 kCLOCK_RootSai1 = (uint32_t)(\&(CCM)->ROOT[75].TARGET_ROOT),
 kCLOCK RootSai2 = (uint32 t)(&(CCM)->ROOT[76].TARGET ROOT),
 kCLOCK_RootSai3 = (uint32_t)(\&(CCM)->ROOT[77].TARGET_ROOT),
 kCLOCK RootSai4 = (uint32_t)(&(CCM)->ROOT[78].TARGET_ROOT),
 kCLOCK_RootSai5 = (uint32_t)(\&(CCM)->ROOT[79].TARGET_ROOT),
 kCLOCK RootSai6 = (uint32 t)(&(CCM)->ROOT[80].TARGET ROOT),
 kCLOCK RootOspi = (uint32 t)(&(CCM)->ROOT[87].TARGET ROOT),
 kCLOCK_RootI2c1 = (uint32_t)(\&(CCM)->ROOT[90].TARGET_ROOT),
 kCLOCK_RootI2c2 = (uint32_t)(\&(CCM)->ROOT[91].TARGET_ROOT),
 kCLOCK RootI2c3 = (uint32 t)(&(CCM)->ROOT[92].TARGET ROOT),
 kCLOCK_RootI2c4 = (uint32_t)(\&(CCM)->ROOT[93].TARGET_ROOT),
 kCLOCK RootUart1 = (uint32 t)(&(CCM)->ROOT[94].TARGET ROOT),
 kCLOCK_RootUart2 = (uint32_t)(&(CCM)->ROOT[95].TARGET_ROOT),
 kCLOCK RootUart3 = (uint32 t)(&(CCM)->ROOT[96].TARGET ROOT),
 kCLOCK RootUart4 = (uint32 t)(&(CCM)->ROOT[97].TARGET ROOT),
 kCLOCK_RootEcspi1 = (uint32_t)(&(CCM)->ROOT[101].TARGET_ROOT),
 kCLOCK RootEcspi2 = (uint32 t)(&(CCM)->ROOT[102].TARGET ROOT),
 kCLOCK RootEcspi3 = (uint32 t)(&(CCM)->ROOT[131].TARGET ROOT),
 kCLOCK_RootPwm1 = (uint32_t)(&(CCM)->ROOT[103].TARGET_ROOT),
 kCLOCK RootPwm2 = (uint32 t)(&(CCM)->ROOT[104].TARGET ROOT),
 kCLOCK RootPwm3 = (uint32 t)(&(CCM)->ROOT[105].TARGET ROOT),
 kCLOCK_RootPwm4 = (uint32_t)(\&(CCM)->ROOT[106].TARGET_ROOT),
 kCLOCK RootGpt1 = (uint32_t)(&(CCM)->ROOT[107].TARGET_ROOT),
 kCLOCK_RootGpt2 = (uint32_t)(&(CCM)->ROOT[108].TARGET_ROOT),
 kCLOCK RootGpt3 = (uint32 t)(&(CCM)->ROOT[109].TARGET ROOT),
 kCLOCK_RootGpt4 = (uint32_t)(\&(CCM)->ROOT[110].TARGET_ROOT),
 kCLOCK_RootGpt5 = (uint32_t)(&(CCM)->ROOT[111].TARGET_ROOT),
 kCLOCK_RootGpt6 = (uint32_t)(&(CCM)->ROOT[112].TARGET_ROOT),
 kCLOCK RootWdog = (uint32 t)(&(CCM)->ROOT[114].TARGET ROOT),
 kCLOCK RootPdm = (uint32 t)(&(CCM)->ROOT[132].TARGET ROOT) }
   ccm root name used to get clock frequency.
enum clock_rootmux_m4_clk_sel_t {
```

MCUXpresso SDK API Reference Manual

13

```
kCLOCK M4RootmuxOsc24M = 0U
 kCLOCK_M4RootmuxSysPll2Div5 = 1U,
 kCLOCK_M4RootmuxSysPll2Div4 = 2U,
 kCLOCK_M4RootmuxSysPll1Div3 = 3U,
 kCLOCK M4RootmuxSysPll1 = 4U,
 kCLOCK M4RootmuxAudioPll1 = 5U,
 kCLOCK_M4RootmuxVideoPll1 = 6U,
 kCLOCK_M4RootmuxSysPll3 = 7U }
    Root clock select enumeration for ARM Cortex-M4 core.

    enum clock rootmux axi clk sel t {

 kCLOCK_AxiRootmuxOsc24M = 0U,
 kCLOCK_AxiRootmuxSysPll2Div3 = 1U,
 kCLOCK_AxiRootmuxSysPll1 = 2U,
 kCLOCK_AxiRootmuxSysPll2Div4 = 3U,
 kCLOCK AxiRootmuxSysPll2 = 4U,
 kCLOCK_AxiRootmuxAudioPll1 = 5U,
 kCLOCK AxiRootmuxVideoPll1 = 6U,
 kCLOCK AxiRootmuxSysPll1Div8 = 7U }
    Root clock select enumeration for AXI bus.
enum clock_rootmux_ahb_clk_sel_t {
 kCLOCK AhbRootmuxOsc24M = 0U,
 kCLOCK_AhbRootmuxSysPll1Div6 = 1U,
 kCLOCK_AhbRootmuxSysPll1 = 2U,
 kCLOCK_AhbRootmuxSysPll1Div2 = 3U
 kCLOCK_AhbRootmuxSysPll2Div8 = 4U,
 kCLOCK AhbRootmuxSysPll3 = 5U,
 kCLOCK_AhbRootmuxAudioPll1 = 6U,
 kCLOCK_AhbRootmuxVideoPll1 = 7U }
    Root clock select enumeration for AHB bus.
enum clock_rootmux_audio_ahb_clk_sel_t {
 kCLOCK_AudioAhbRootmuxOsc24M = 0U,
 kCLOCK\_AudioAhbRootmuxSysPll2Div2 = 1U,
 kCLOCK_AudioAhbRootmuxSysPll1 = 2U,
 kCLOCK AudioAhbRootmuxSysPll2 = 3U,
 kCLOCK AudioAhbRootmuxSysPll2Div6 = 4U,
 kCLOCK_AudioAhbRootmuxSysPll3 = 5U,
 kCLOCK AudioAhbRootmuxAudioPll1 = 6U,
 kCLOCK AudioAhbRootmuxVideoPll1 = 7U }
    Root clock select enumeration for Audio AHB bus.
enum clock_rootmux_qspi_clk_sel_t {
```

MCUXpresso SDK API Reference Manual

```
kCLOCK QspiRootmuxOsc24M = 0U,
 kCLOCK_QspiRootmuxSysPll1Div2 = 1U,
 kCLOCK_QspiRootmuxSysPll2Div3 = 2U
 kCLOCK_QspiRootmuxSysPll2Div2 = 3U,
 kCLOCK OspiRootmuxAudioPl12 = 4U,
 kCLOCK_QspiRootmuxSysPll1Div3 = 5U,
 kCLOCK_QspiRootmuxSysPll3 = 6,
 kCLOCK_QspiRootmuxSysPll1Div8 = 7U }
    Root clock select enumeration for QSPI peripheral.
enum clock_rootmux_ecspi_clk_sel_t {
 kCLOCK\_EcspiRootmuxOsc24M = 0U,
 kCLOCK_EcspiRootmuxSysPll2Div5 = 1U,
 kCLOCK_EcspiRootmuxSysPll1Div20 = 2U,
 kCLOCK_EcspiRootmuxSysPll1Div5 = 3U,
 kCLOCK_EcspiRootmuxSysPll1 = 4U,
 kCLOCK_EcspiRootmuxSysPl13 = 5U,
 kCLOCK EcspiRootmuxSysPll2Div4 = 6U,
 kCLOCK EcspiRootmuxAudioPll2 = 7U }
    Root clock select enumeration for ECSPI peripheral.
enum clock_rootmux_i2c_clk_sel_t {
 kCLOCK I2cRootmuxOsc24M = 0U,
 kCLOCK_I2cRootmuxSysPll1Div5 = 1U,
 kCLOCK_I2cRootmuxSysPll2Div20 = 2U,
 kCLOCK_I2cRootmuxSysPl13 = 3U,
 kCLOCK_I2cRootmuxAudioPll1 = 4U,
 kCLOCK I2cRootmuxVideoPll1 = 5U,
 kCLOCK_I2cRootmuxAudioPll2 = 6U,
 kCLOCK_I2cRootmuxSysPll1Div6 = 7U }
    Root clock select enumeration for I2C peripheral.
enum clock_rootmux_uart_clk_sel_t {
 kCLOCK_UartRootmuxOsc24M = 0U,
 kCLOCK_UartRootmuxSysPll1Div10 = 1U,
 kCLOCK_UartRootmuxSysPll2Div5 = 2U,
 kCLOCK_UartRootmuxSysPll2Div10 = 3U,
 kCLOCK UartRootmuxSysPll3 = 4U,
 kCLOCK_UartRootmuxExtClk2 = 5U,
 kCLOCK UartRootmuxExtClk34 = 6U,
 kCLOCK UartRootmuxAudioPll2 = 7U }
    Root clock select enumeration for UART peripheral.
enum clock_rootmux_gpt_t {
```

15

```
kCLOCK GptRootmuxOsc24M = 0U,
 kCLOCK_GptRootmuxSystemPll2Div10 = 1U,
 kCLOCK_GptRootmuxSysPll1Div2 = 2U,
 kCLOCK_GptRootmuxSysPll1Div20 = 3U,
 kCLOCK GptRootmuxVideoPll1 = 4U,
 kCLOCK GptRootmuxSystemPll1Div10 = 5U,
 kCLOCK_GptRootmuxAudioPll1 = 6U,
 kCLOCK_GptRootmuxExtClk123 = 7U }
    Root clock select enumeration for GPT peripheral.

    enum clock rootmux wdog clk sel t {

 kCLOCK_WdogRootmuxOsc24M = 0U,
 kCLOCK_WdogRootmuxSysPll1Div6 = 1U,
 kCLOCK_WdogRootmuxSysPll1Div5 = 2U,
 kCLOCK_WdogRootmuxVpuPll = 3U,
 kCLOCK_WdogRootmuxSystemPll2Div8 = 4U,
 kCLOCK_WdogRootmuxSystemPll3 = 5U,
 kCLOCK WdogRootmuxSystemPll1Div10 = 6U,
 kCLOCK WdogRootmuxSystemPll2Div6 = 7U }
    Root clock select enumeration for WDOG peripheral.
enum clock_rootmux_Pwm_clk_sel_t {
 kCLOCK PwmRootmuxOsc24M = 0U,
 kCLOCK_PwmRootmuxSysPll2Div10 = 1U,
 kCLOCK_PwmRootmuxSysPll1Div5 = 2U,
 kCLOCK_PwmRootmuxSysPll1Div20 = 3U,
 kCLOCK_PwmRootmuxSystemPll3 = 4U,
 kCLOCK PwmRootmuxExtClk12 = 5U,
 kCLOCK_PwmRootmuxSystemPll1Div10 = 6U,
 kCLOCK_PwmRootmuxVideoPll1 = 7U }
    Root clock select enumeration for PWM peripheral.
enum clock_rootmux_sai_clk_sel_t {
 kCLOCK_SaiRootmuxOsc24M = 0U
 kCLOCK_SaiRootmuxAudioPll1 = 1U,
 kCLOCK_SaiRootmuxAudioPll2 = 2U,
 kCLOCK SaiRootmuxVideoPll1 = 3U,
 kCLOCK SaiRootmuxSysPll1Div6 = 4U,
 kCLOCK_SaiRootmuxOsc26m = 5U,
 kCLOCK SaiRootmuxExtClk1 = 6U,
 kCLOCK_SaiRootmuxExtClk2 = 7U }
    Root clock select enumeration for SAI peripheral.
enum clock_rootmux_pdm_clk_sel_t {
```

```
kCLOCK PdmRootmuxOsc24M = 0U,
 kCLOCK_PdmRootmuxSystemPll2 = 1U,
 kCLOCK_PdmRootmuxAudioPll1 = 2U,
 kCLOCK_PdmRootmuxSysPll1 = 3U,
 kCLOCK_PdmRootmuxSysPll2 = 4U,
 kCLOCK_PdmRootmuxSysPll3 = 5U,
 kCLOCK_PdmRootmuxExtClk3 = 6U,
 kCLOCK_PdmRootmuxAudioPll2 = 7U }
    Root clock select enumeration for PDM peripheral.
enum clock_rootmux_noc_clk_sel_t {
 kCLOCK_NocRootmuxOsc24M = 0U,
 kCLOCK_NocRootmuxSysPll1 = 1U,
 kCLOCK_NocRootmuxSysPll3 = 2U,
 kCLOCK_NocRootmuxSysPll2 = 3U,
 kCLOCK_NocRootmuxSysPll2Div2 = 4U,
 kCLOCK_NocRootmuxAudioPll1 = 5U,
 kCLOCK_NocRootmuxVideoPll1 = 6U,
 kCLOCK NocRootmuxAudioPll2 = 7U }
    Root clock select enumeration for NOC CLK.
enum clock_pll_gate_t {
```

```
kCLOCK ArmPllGate = (uint32 t)(&(CCM)->PLL CTRL[12].PLL CTRL),
 kCLOCK_GpuPllGate = (uint32_t)(&(CCM)->PLL_CTRL[13].PLL_CTRL),
 kCLOCK VpuPllGate = (uint32 t)(&(CCM)->PLL CTRL[14].PLL CTRL),
 kCLOCK_DramPllGate = (uint32_t)(&(CCM)->PLL_CTRL[15].PLL_CTRL),
 kCLOCK SysPll1Gate = (uint32 t)(&(CCM)->PLL CTRL[16].PLL CTRL),
 kCLOCK SysPll1Div2Gate = (uint32 t)(&(CCM)->PLL CTRL[17].PLL CTRL),
 kCLOCK_SysPll1Div3Gate = (uint32_t)(&(CCM)->PLL_CTRL[18].PLL_CTRL),
 kCLOCK_SysPll1Div4Gate = (uint32_t)(&(CCM)->PLL_CTRL[19].PLL_CTRL),
 kCLOCK SysPll1Div5Gate = (uint32 t)(&(CCM)->PLL CTRL[20].PLL CTRL),
 kCLOCK_SysPll1Div6Gate = (uint32_t)(&(CCM)->PLL_CTRL[21].PLL_CTRL),
 kCLOCK_SysPll1Div8Gate = (uint32_t)(&(CCM)->PLL_CTRL[22].PLL_CTRL),
 kCLOCK SysPll1Div10Gate = (uint32 t)(&(CCM)->PLL CTRL[23].PLL CTRL),
 kCLOCK_SysPll1Div20Gate = (uint32_t)(&(CCM)->PLL_CTRL[24].PLL_CTRL),
 kCLOCK SysPll2Gate = (uint32 t)(&(CCM)->PLL CTRL[25].PLL CTRL),
 kCLOCK_SysPll2Div2Gate = (uint32_t)(&(CCM)->PLL_CTRL[26].PLL_CTRL),
 kCLOCK SysPll2Div3Gate = (uint32 t)(&(CCM)->PLL CTRL[27].PLL CTRL),
 kCLOCK SysPll2Div4Gate = (uint32 t)(&(CCM)->PLL CTRL[28].PLL CTRL),
 kCLOCK_SysPll2Div5Gate = (uint32_t)(&(CCM)->PLL_CTRL[29].PLL_CTRL),
 kCLOCK_SysPll2Div6Gate = (uint32_t)(&(CCM)->PLL_CTRL[30].PLL_CTRL),
 kCLOCK SysPll2Div8Gate = (uint32 t)(&(CCM)->PLL CTRL[31].PLL CTRL),
 kCLOCK_SysPll2Div10Gate = (uint32_t)(&(CCM)->PLL_CTRL[32].PLL_CTRL),
 kCLOCK SysPll2Div20Gate = (uint32 t)(&(CCM)->PLL CTRL[33].PLL CTRL),
 kCLOCK_SysPll3Gate = (uint32_t)(&(CCM)->PLL_CTRL[34].PLL_CTRL),
 kCLOCK AudioPll1Gate = (uint32 t)(&(CCM)->PLL CTRL[35].PLL CTRL),
 kCLOCK AudioPll2Gate = (uint32 t)(&(CCM)->PLL CTRL[36].PLL CTRL),
 kCLOCK_VideoPll1Gate = (uint32_t)(&(CCM)->PLL_CTRL[37].PLL_CTRL),
 kCLOCK_VideoPll2Gate = (uint32_t)(&(CCM)->PLL_CTRL[38].PLL_CTRL) }
    CCM PLL gate control.
enum clock_gate_value_t {
 kCLOCK\_ClockNotNeeded = 0x0U,
 kCLOCK ClockNeededRun = 0x1111U,
 kCLOCK ClockNeededRunWait = 0x2222U,
 kCLOCK ClockNeededAll = 0x3333U }
    CCM gate control value.
enum clock_pll_bypass_ctrl_t {
 kCLOCK_AudioPll1BypassCtrl,
 kCLOCK AudioPll2BypassCtrl,
 kCLOCK_VideoPll1BypassCtrl,
 kCLOCK_DramPllInternalPll1BypassCtrl,
 kCLOCK_GpuPLLPwrBypassCtrl,
 kCLOCK VpuPllPwrBypassCtrl,
 kCLOCK_ArmPllPwrBypassCtrl,
 kCLOCK_SysPll1InternalPll1BypassCtrl,
 kCLOCK_SysPll2InternalPll1BypassCtrl,
 kCLOCK SysPll3InternalPll1BypassCtrl }
```

```
PLL control names for PLL bypass.
enum clock_pll_clke_t {
 kCLOCK_AudioPll1Clke,
 kCLOCK_AudioPll2Clke,
 kCLOCK VideoPll1Clke,
 kCLOCK_DramPllClke,
 kCLOCK_GpuPllClke,
 kCLOCK_VpuPllClke,
 kCLOCK_ArmPllClke,
 kCLOCK_SystemPll1Clke,
 kCLOCK_SystemPll1Div2Clke,
 kCLOCK SystemPll1Div3Clke,
 kCLOCK SystemPll1Div4Clke,
 kCLOCK_SystemPll1Div5Clke,
 kCLOCK_SystemPll1Div6Clke,
 kCLOCK SystemPll1Div8Clke,
 kCLOCK_SystemPll1Div10Clke,
 kCLOCK_SystemPll1Div20Clke,
 kCLOCK_SystemPll2Clke,
 kCLOCK SystemPll2Div2Clke,
 kCLOCK_SystemPll2Div3Clke,
 kCLOCK_SystemPll2Div4Clke,
 kCLOCK_SystemPll2Div5Clke,
 kCLOCK SystemPll2Div6Clke,
 kCLOCK_SystemPll2Div8Clke,
 kCLOCK_SystemPll2Div10Clke,
 kCLOCK_SystemPll2Div20Clke,
 kCLOCK_SystemPll3Clke }
    PLL clock names for clock enable/disable settings.
• enum clock_pll_ctrl_t
    ANALOG Power down override control.
• enum {
 kANALOG PllRefOsc24M = 0U,
 kANALOG_PllPadClk = 1U }
    PLL reference clock select.
```

#### **Driver version**

• #define FSL\_CLOCK\_DRIVER\_VERSION (MAKE\_VERSION(2, 2, 1)) CLOCK driver version 2.2.1.

## **CCM Root Clock Setting**

• static void CLOCK\_SetRootMux (clock\_root\_control\_t rootClk, uint32\_t mux) Set clock root mux.

#### MCUXpresso SDK API Reference Manual

- static uint32\_t CLOCK\_GetRootMux (clock\_root\_control\_t rootClk)

  Get clock root mux.
- static void CLOCK\_EnableRoot (clock\_root\_control\_t rootClk)

Enable clock root.

- static void CLOCK\_DisableRoot (clock\_root\_control\_t rootClk)
   Disable clock root.
- static bool CLOCK\_IsRootEnabled (clock\_root\_control\_t rootClk)

Check whether clock root is enabled.

void CLOCK\_UpdateRoot (clock\_root\_control\_t ccmRootClk, uint32\_t mux, uint32\_t pre, uint32\_t post)

Update clock root in one step, for dynamical clock switching Note: The PRE and POST dividers in this function are the actually divider, software will map it to register value.

- void CLOCK\_SetRootDivider (clock\_root\_control\_t ccmRootClk, uint32\_t pre, uint32\_t post)

  Set root clock divider Note: The PRE and POST dividers in this function are the actually divider, software will map it to register value.
- static uint32\_t CLOCK\_GetRootPreDivider (clock\_root\_control\_t rootClk)

  Get clock root PRE PODF.
- static uint32\_t CLOCK\_GetRootPostDivider (clock\_root\_control\_t rootClk)
   Get clock root POST\_PODF.

#### **CCM Gate Control**

- static void CLOCK\_ControlGate (uint32\_t ccmGate, clock\_gate\_value\_t control) lockrief Set PLL or CCGR gate control
- void CLOCK\_EnableClock (clock\_ip\_name\_t ccmGate)

Enable CCGR clock gate and root clock gate for each module User should set specific gate for each module according to the description of the table of system clocks, gating and override in CCM chapter of reference manual.

• void CLOCK\_DisableClock (clock\_ip\_name\_t ccmGate)

Disable CCGR clock gate for the each module User should set specific gate for each module according to the description of the table of system clocks, gating and override in CCM chapter of reference manual.

## **CCM Analog PLL Operatoin Functions**

- static void CLOCK\_PowerUpPll (CCM\_ANALOG\_Type \*base, clock\_pll\_ctrl\_t pllControl) Power up PLL.
- static void CLOCK\_PowerDownPll (CCM\_ANALOG\_Type \*base, clock\_pll\_ctrl\_t pllControl) Power down PLL.
- static void CLOCK\_SetPllBypass (CCM\_ANALOG\_Type \*base, clock\_pll\_bypass\_ctrl\_t pll-Control, bool bypass)

PLL bypass setting.

• static bool CLOCK\_IsPIlBypassed (CCM\_ANALOG\_Type \*base, clock\_pll\_bypass\_ctrl\_t pll-Control)

Check if PLL is bypassed.

- static bool CLOCK\_IsPIlLocked (CCM\_ANALOG\_Type \*base, clock\_pll\_ctrl\_t pllControl) Check if PLL clock is locked.
- static void CLOCK\_EnableAnalogClock (CCM\_ANALOG\_Type \*base, clock\_pll\_clke\_t pll-Clock)

Enable PLL clock.

 static void CLOCK\_DisableAnalogClock (CCM\_ANALOG\_Type \*base, clock\_pll\_clke\_t pll-Clock)

Disable PLL clock.

• static void CLOCK\_OverridePllClke (CCM\_ANALOG\_Type \*base, clock\_pll\_clke\_t ovClock, bool override)

Override PLL clock output enable.

static void CLOCK\_OverridePllPd (CCM\_ANALOG\_Type \*base, clock\_pll\_ctrl\_t pdClock, bool override)

Override PLL power down.

void CLOCK\_InitArmPll (const ccm\_analog\_integer\_pll\_config\_t \*config)

Initializes the ANALOG ARM PLL.

• void CLOCK DeinitArmPll (void)

De-initialize the ARM PLL.

• void CLOCK\_InitSysPll1 (const ccm\_analog\_integer\_pll\_config\_t \*config)

Initializes the ANALOG SYS PLL1.

void CLOCK\_DeinitSysPll1 (void)

De-initialize the System PLL1.

• void CLOCK\_InitSysPll2 (const ccm\_analog\_integer\_pll\_config\_t \*config)

Initializes the ANALOG SYS PLL2.

• void CLOCK DeinitSysPll2 (void)

De-initialize the System PLL2.

• void CLOCK\_InitSysPll3 (const ccm\_analog\_integer\_pll\_config\_t \*config)

Initializes the ANALOG SYS PLL3.

• void CLOCK\_DeinitSysPll3 (void)

De-initialize the System PLL3.

• void CLOCK\_InitAudioPll1 (const ccm\_analog\_frac\_pll\_config\_t \*config)

Initializes the ANALOG AUDIO PLL1.

• void CLOCK\_DeinitAudioPll1 (void)

De-initialize the Audio PLL1.

• void CLOCK\_InitAudioPll2 (const ccm\_analog\_frac\_pll\_config\_t \*config)

Initializes the ANALOG AUDIO PLL2.

void CLOCK DeinitAudioPll2 (void)

De-initialize the Audio PLL2.

• void CLOCK\_InitVideoPll1 (const ccm\_analog\_frac\_pll\_config\_t \*config)

Initializes the ANALOG VIDEO PLL1.

• void CLOCK DeinitVideoPll1 (void)

De-initialize the Video PLL1.

void CLOCK\_InitIntegerPll (CCM\_ANALOG\_Type \*base, const ccm\_analog\_integer\_pll\_config\_t \*config, clock\_pll\_ctrl\_t type)

Initializes the ANALOG Integer PLL.

• uint32\_t CLOCK\_GetIntegerPllFreq (CCM\_ANALOG\_Type \*base, clock\_pll\_ctrl\_t type, uint32\_t refClkFreq, bool pll1Bypass)

Get the ANALOG Integer PLL clock frequency.

• void CLOCK\_InitFracPll (CCM\_ANALOG\_Type \*base, const ccm\_analog\_frac\_pll\_config\_t \*config, clock\_pll\_ctrl\_t type)

Initializes the ANALOG Fractional PLL.

• uint32\_t CLOCK\_GetFracPllFreq (CCM\_ANALOG\_Type \*base, clock\_pll\_ctrl\_t type, uint32\_t refClkFreq)

Gets the ANALOG Fractional PLL clock frequency.

• uint32 t CLOCK GetPllFreq (clock pll ctrl t pll)

#### MCUXpresso SDK API Reference Manual

Gets PLL clock frequency.
 uint32\_t CLOCK\_GetPllRefClkFreq (clock\_pll\_ctrl\_t ctrl)
 Gets PLL reference clock frequency.

## **CCM Get frequency**

- uint32\_t CLOCK\_GetFreq (clock\_name\_t clockName)
  - Gets the clock frequency for a specific clock name.
- uint32\_t CLOCK\_GetCoreM4Freq (void)
  - Get the CCM Cortex M4 core frequency.
- uint32\_t CLOCK\_GetAxiFreq (void)
  - Get the CCM Axi bus frequency.
- uint32\_t CLOCK\_GetAhbFreq (void)

Get the CCM Ahb bus frequency.

### 4.0.1.2 Data Structure Documentation

## 4.0.1.2.1 struct ccm\_analog\_frac\_pll\_config\_t

Note: all the dividers in this configuration structure are the actually divider, software will map it to register value

#### **Data Fields**

- uint8 t refSel
  - pll reference clock sel
- uint32\_t mainDiv
  - *Value of the 10-bit programmable main-divider, range must be 64 \sim 1023.*
- uint32\_t dsm
  - Value of 16-bit DSM.
- uint8\_t preDiv
  - *Value of the 6-bit programmable pre-divider, range must be 1* $\sim$ 63.
- uint8\_t postDiv

*Value of the 3-bit programmable Scaler, range must be 0* $\sim$ 6.

## 4.0.1.2.2 struct ccm\_analog\_integer\_pll\_config\_t

Note: all the dividers in this configuration structure are the actually divider, software will map it to register value

## **Data Fields**

- uint8\_t refSel
  - pll reference clock sel
- uint32 t mainDiv

*Value of the 10-bit programmable main-divider, range must be 64~1023.* 

```
• uint8_t preDiv
```

*Value of the 6-bit programmable pre-divider, range must be 1* $\sim$ 63.

• uint8\_t postDiv

*Value of the 3-bit programmable Scaler, range must be 0* $\sim$ 6.

## 4.0.1.3 Macro Definition Documentation

## 4.0.1.3.1 #define FSL\_CLOCK\_DRIVER\_VERSION (MAKE\_VERSION(2, 2, 1))

## 4.0.1.3.2 #define ECSPI\_CLOCKS

#### Value:

```
{
     kCLOCK_IpInvalid, kCLOCK_Ecspi1, kCLOCK_Ecspi2,
     kCLOCK_Ecspi3, \
}
```

## 4.0.1.3.3 #define GPIO CLOCKS

## Value:

```
{
     kCLOCK_IpInvalid, kCLOCK_Gpio1, kCLOCK_Gpio2,
     kCLOCK_Gpio3, kCLOCK_Gpio4, kCLOCK_Gpio5, \
}
```

## 4.0.1.3.4 #define GPT\_CLOCKS

## Value:

```
{
    kCLOCK_IpInvalid, kCLOCK_Gpt1, kCLOCK_Gpt2,
    kCLOCK_Gpt3, kCLOCK_Gpt4, kCLOCK_Gpt5,
    kCLOCK_Gpt6, \
}
```

## 4.0.1.3.5 #define I2C\_CLOCKS

#### Value:

```
{
     kCLOCK_IpInvalid, kCLOCK_I2c1, kCLOCK_I2c2,
     kCLOCK_I2c3, kCLOCK_I2c4, \
}
```

## MCUXpresso SDK API Reference Manual

## 4.0.1.3.6 #define IOMUX\_CLOCKS

```
Value:
```

```
{
     kCLOCK_Iomuxe0, kCLOCK_Iomuxe1, kCLOCK_Iomuxe2, kCLOCK_Iomuxe3, kCLOCK_Iomuxe4, \
}
```

## 4.0.1.3.7 #define PWM\_CLOCKS

## Value:

```
{
     kCLOCK_IpInvalid, kCLOCK_Pwm1, kCLOCK_Pwm2,
     kCLOCK_Pwm3, kCLOCK_Pwm4, \
}
```

## 4.0.1.3.8 #define RDC\_CLOCKS

## Value:

```
{
      kCLOCK_Rdc, \
}
```

## 4.0.1.3.9 #define SAI CLOCKS

#### Value:

```
{
    kCLOCK_IpInvalid, kCLOCK_Sai1, kCLOCK_Sai2,
    kCLOCK_Sai3, kCLOCK_Sai4, kCLOCK_Sai5,
    kCLOCK_Sai6, \
}
```

## 4.0.1.3.10 #define RDC\_SEMA42\_CLOCKS

## Value:

```
{
     kCLOCK_IpInvalid, kCLOCK_Sema42_1, kCLOCK_Sema42_2 \
}
```

## MCUXpresso SDK API Reference Manual

## 4.0.1.3.11 #define UART\_CLOCKS

```
Value:
```

```
{
     kCLOCK_IpInvalid, kCLOCK_Uart1, kCLOCK_Uart2,
     kCLOCK_Uart3, kCLOCK_Uart4, \
}
```

## 4.0.1.3.12 #define USDHC\_CLOCKS

#### Value:

```
{
     kCLOCK_IpInvalid, kCLOCK_Usdhc1, kCLOCK_Usdhc2,
     kCLOCK_Usdhc3 \
}
```

## 4.0.1.3.13 #define WDOG\_CLOCKS

## Value:

```
{
     kCLOCK_IpInvalid, kCLOCK_Wdog1, kCLOCK_Wdog2,
     kCLOCK_Wdog3 \
}
```

## 4.0.1.3.14 #define TMU\_CLOCKS

## Value:

```
{
     kCLOCK_TempSensor, \
}
```

## 4.0.1.3.15 #define SDMA\_CLOCKS

### Value:

```
{
     kCLOCK_Sdma1, kCLOCK_Sdma2, kCLOCK_Sdma3 \
}
```

## MCUXpresso SDK API Reference Manual

## 4.0.1.3.16 #define MU\_CLOCKS

Value:

```
{ kCLOCK_Mu \
```

## 4.0.1.3.17 #define QSPI\_CLOCKS

Value:

```
{ kCLOCK_Qspi \
```

## 4.0.1.3.18 #define PDM\_CLOCKS

Value:

```
{
     kCLOCK_Pdm \
}
```

- 4.0.1.3.19 #define kCLOCK\_CoreSysClk kCLOCK\_CoreM4Clk
- 4.0.1.3.20 #define CLOCK\_GetCoreSysClkFreq CLOCK\_GetCoreM4Freq
- 4.0.1.4 Enumeration Type Documentation
- 4.0.1.4.1 enum clock\_name\_t

Enumerator

```
kCLOCK_CoreM4Clk ARM M4 Core clock.kCLOCK_AxiClk Main AXI bus clock.kCLOCK_AhbClk AHB bus clock.kCLOCK_IpgClk IPG bus clock.
```

## 4.0.1.4.2 enum clock\_ip\_name\_t

#### Enumerator

```
kCLOCK Debug DEBUG Clock Gate.
kCLOCK Dram DRAM Clock Gate.
kCLOCK_Ecspi1 ECSPI1 Clock Gate.
kCLOCK_Ecspi2 ECSPI2 Clock Gate.
kCLOCK Ecspi3 ECSPI3 Clock Gate.
kCLOCK_Gpio1 GPIO1 Clock Gate.
kCLOCK Gpio2 GPIO2 Clock Gate.
kCLOCK Gpio3 GPIO3 Clock Gate.
kCLOCK_Gpio4 GPIO4 Clock Gate.
kCLOCK Gpio5 GPIO5 Clock Gate.
kCLOCK_Gpt1 GPT1 Clock Gate.
kCLOCK Gpt2 GPT2 Clock Gate.
kCLOCK Gpt3 GPT3 Clock Gate.
kCLOCK_Gpt4 GPT4 Clock Gate.
kCLOCK_Gpt5 GPT5 Clock Gate.
kCLOCK Gpt6 GPT6 Clock Gate.
kCLOCK 12c1 I2C1 Clock Gate.
kCLOCK 12c2 I2C2 Clock Gate.
kCLOCK 12c3 I2C3 Clock Gate.
kCLOCK 12c4 I2C4 Clock Gate.
kCLOCK Iomux0 IOMUX Clock Gate.
kCLOCK_Iomux1 IOMUX Clock Gate.
kCLOCK Iomux2 IOMUX Clock Gate.
kCLOCK Iomux3 IOMUX Clock Gate.
kCLOCK Iomux4 IOMUX Clock Gate.
kCLOCK_Mu MU Clock Gate.
kCLOCK Ocram OCRAM Clock Gate.
kCLOCK_OcramS OCRAM S Clock Gate.
kCLOCK Pwm1 PWM1 Clock Gate.
kCLOCK_Pwm2 PWM2 Clock Gate.
kCLOCK Pwm3 PWM3 Clock Gate.
kCLOCK Pwm4 PWM4 Clock Gate.
kCLOCK_Qspi QSPI Clock Gate.
kCLOCK Rdc RDC Clock Gate.
kCLOCK_Sai1 SAI1 Clock Gate.
kCLOCK Sai2 SAI2 Clock Gate.
kCLOCK_Sai3 SAI3 Clock Gate.
kCLOCK Sai4 SAI4 Clock Gate.
kCLOCK Sai5 SAI5 Clock Gate.
kCLOCK_Sai6 SAI6 Clock Gate.
kCLOCK_Sdma1 SDMA1 Clock Gate.
```

kCLOCK\_Sdma2 SDMA2 Clock Gate.

kCLOCK\_Sec\_Debug SEC\_DEBUG Clock Gate.

kCLOCK\_Sema42\_1 RDC SEMA42 Clock Gate.

kCLOCK\_Sema42\_2 RDC SEMA42 Clock Gate.

kCLOCK\_Sim\_display SIM\_Display Clock Gate.

kCLOCK\_Sim\_m SIM\_M Clock Gate.

kCLOCK\_Sim\_main SIM\_MAIN Clock Gate.

kCLOCK\_Sim\_s SIM\_S Clock Gate.

kCLOCK Sim wakeup SIM WAKEUP Clock Gate.

kCLOCK Uart1 UART1 Clock Gate.

kCLOCK\_Uart2 UART2 Clock Gate.

kCLOCK Uart3 UART3 Clock Gate.

kCLOCK Uart4 UART4 Clock Gate.

kCLOCK\_Usdhc1 USDHC1 Clock Gate.

kCLOCK\_Usdhc2 USDHC2 Clock Gate.

kCLOCK\_Wdog1 WDOG1 Clock Gate.

kCLOCK\_Wdog2 WDOG2 Clock Gate.

kCLOCK\_Wdog3 WDOG3 Clock Gate.

kCLOCK\_Pdm PDM Clock Gate.

kCLOCK Usdhc3 USDHC3 Clock Gate.

kCLOCK Sdma3 SDMA3 Clock Gate.

kCLOCK\_TempSensor TempSensor Clock Gate.

#### 4.0.1.4.3 enum clock root control t

## Enumerator

kCLOCK RootM4 ARM Cortex-M4 Clock control name.

kCLOCK RootAxi AXI Clock control name.

kCLOCK RootNoc NOC Clock control name.

kCLOCK RootAhb AHB Clock control name.

**kCLOCK\_RootIpg** IPG Clock control name.

kCLOCK\_RootAudioAhb Audio AHB Clock control name.

kCLOCK\_RootAudioIpg Audio IPG Clock control name.

kCLOCK RootDramAlt DRAM ALT Clock control name.

kCLOCK RootSai1 SAI1 Clock control name.

kCLOCK\_RootSai2 SAI2 Clock control name.

kCLOCK RootSai3 SAI3 Clock control name.

kCLOCK RootSai4 SAI4 Clock control name.

kCLOCK RootSai5 SAI5 Clock control name.

kCLOCK\_RootSai6 SAI6 Clock control name.

kCLOCK RootOspi QSPI Clock control name.

kCLOCK RootI2c1 I2C1 Clock control name.

kCLOCK\_RootI2c2 I2C2 Clock control name.

```
kCLOCK RootI2c3 I2C3 Clock control name.
kCLOCK_RootI2c4 I2C4 Clock control name.
kCLOCK RootUart1 UART1 Clock control name.
kCLOCK_RootUart2 UART2 Clock control name.
kCLOCK RootUart3 UART3 Clock control name.
kCLOCK RootUart4 UART4 Clock control name.
kCLOCK_RootEcspi1 ECSPI1 Clock control name.
kCLOCK_RootEcspi2 ECSPI2 Clock control name.
kCLOCK RootEcspi3 ECSPI3 Clock control name.
kCLOCK RootPwm1 PWM1 Clock control name.
kCLOCK_RootPwm2 PWM2 Clock control name.
kCLOCK RootPwm3 PWM3 Clock control name.
kCLOCK_RootPwm4 PWM4 Clock control name.
kCLOCK RootGpt1 GPT1 Clock control name.
kCLOCK_RootGpt2 GPT2 Clock control name.
kCLOCK RootGpt3 GPT3 Clock control name.
kCLOCK RootGpt4 GPT4 Clock control name.
kCLOCK_RootGpt5 GPT5 Clock control name.
kCLOCK_RootGpt6 GPT6 Clock control name.
kCLOCK RootWdog WDOG Clock control name.
kCLOCK_RootPdm PDM Clock control name.
```

## 4.0.1.4.4 enum clock\_rootmux\_m4\_clk\_sel\_t

### Enumerator

kCLOCK\_M4RootmuxSysPll2Div5 ARM Cortex-M4 Clock from OSC 24M.
kCLOCK\_M4RootmuxSysPll2Div4 ARM Cortex-M4 Clock from SYSTEM PLL2 divided by 5.
kCLOCK\_M4RootmuxSysPll1Div3 ARM Cortex-M4 Clock from SYSTEM PLL1 divided by 4.
kCLOCK\_M4RootmuxSysPll1 ARM Cortex-M4 Clock from SYSTEM PLL1 divided by 3.
kCLOCK\_M4RootmuxSysPll1 ARM Cortex-M4 Clock from SYSTEM PLL1.
kCLOCK\_M4RootmuxAudioPll1 ARM Cortex-M4 Clock from AUDIO PLL1.
kCLOCK\_M4RootmuxVideoPll1 ARM Cortex-M4 Clock from VIDEO PLL1.
kCLOCK\_M4RootmuxVideoPll1 ARM Cortex-M4 Clock from SYSTEM PLL3.

## 4.0.1.4.5 enum clock\_rootmux\_axi\_clk\_sel\_t

#### Enumerator

kCLOCK\_AxiRootmuxOsc24M ARM AXI Clock from OSC 24M.
kCLOCK\_AxiRootmuxSysPll2Div3 ARM AXI Clock from SYSTEM PLL2 divided by 3.
kCLOCK\_AxiRootmuxSysPll1 ARM AXI Clock from SYSTEM PLL1.
kCLOCK\_AxiRootmuxSysPll2Div4 ARM AXI Clock from SYSTEM PLL2 divided by 4.
kCLOCK\_AxiRootmuxSysPll2 ARM AXI Clock from SYSTEM PLL2.

#### MCUXpresso SDK API Reference Manual

kCLOCK\_AxiRootmuxAudioPll1 ARM AXI Clock from AUDIO PLL1.kCLOCK\_AxiRootmuxVideoPll1 ARM AXI Clock from VIDEO PLL1.kCLOCK\_AxiRootmuxSysPll1Div8 ARM AXI Clock from SYSTEM PLL1 divided by 8.

#### 4.0.1.4.6 enum clock rootmux ahb clk sel t

#### Enumerator

kCLOCK\_AhbRootmuxOsc24M ARM AHB Clock from OSC 24M.

kCLOCK\_AhbRootmuxSysPll1Div6 ARM AHB Clock from SYSTEM PLL1 divided by 6.

kCLOCK\_AhbRootmuxSysPll1 ARM AHB Clock from SYSTEM PLL1.

kCLOCK AhbRootmuxSysPll1Div2 ARM AHB Clock from SYSTEM PLL1 divided by 2.

kCLOCK\_AhbRootmuxSysPll2Div8 ARM AHB Clock from SYSTEM PLL2 divided by 8.

kCLOCK\_AhbRootmuxSysPll3 ARM AHB Clock from SYSTEM PLL3.

kCLOCK AhbRootmuxAudioPll1 ARM AHB Clock from AUDIO PLL1.

kCLOCK AhbRootmuxVideoPll1 ARM AHB Clock from VIDEO PLL1.

## 4.0.1.4.7 enum clock\_rootmux\_audio\_ahb\_clk\_sel\_t

#### Enumerator

kCLOCK\_AudioAhbRootmuxOsc24M ARM Audio AHB Clock from OSC 24M.

kCLOCK\_AudioAhbRootmuxSysPll2Div2 ARM Audio AHB Clock from SYSTEM PLL2 divided by 2.

kCLOCK\_AudioAhbRootmuxSysPll1 ARM Audio AHB Clock from SYSTEM PLL1.

kCLOCK AudioAhbRootmuxSysPll2 ARM Audio AHB Clock from SYSTEM PLL2.

kCLOCK\_AudioAhbRootmuxSysPll2Div6 ARM Audio AHB Clock from SYSTEM PLL2 divided by 6.

kCLOCK\_AudioAhbRootmuxSysPll3 ARM Audio AHB Clock from SYSTEM PLL3.

kCLOCK AudioAhbRootmuxAudioPll1 ARM Audio AHB Clock from AUDIO PLL1.

kCLOCK\_AudioAhbRootmuxVideoPll1 ARM Audio AHB Clock from VIDEO PLL1.

## 4.0.1.4.8 enum clock\_rootmux\_qspi\_clk\_sel\_t

### Enumerator

kCLOCK\_OspiRootmuxOsc24M ARM QSPI Clock from OSC 24M.

kCLOCK\_QspiRootmuxSysPll1Div2 ARM QSPI Clock from SYSTEM PLL1 divided by 2.

kCLOCK\_QspiRootmuxSysPll2Div3 ARM QSPI Clock from SYSTEM PLL2 divided by 3.

kCLOCK\_QspiRootmuxSysPll2Div2 ARM QSPI Clock from SYSTEM PLL2 divided by 2.

kCLOCK\_OspiRootmuxAudioPll2 ARM QSPI Clock from AUDIO PLL2.

kCLOCK\_QspiRootmuxSysPll1Div3 ARM QSPI Clock from SYSTEM PLL1 divided by 3.

kCLOCK OspiRootmuxSysPll3 ARM QSPI Clock from SYSTEM PLL3.

kCLOCK\_QspiRootmuxSysPll1Div8 ARM QSPI Clock from SYSTEM PLL1 divided by 8.

## 4.0.1.4.9 enum clock\_rootmux\_ecspi\_clk\_sel\_t

#### Enumerator

kCLOCK\_EcspiRootmuxOsc24M ECSPI Clock from OSC 24M.

kCLOCK\_EcspiRootmuxSysPll2Div5 ECSPI Clock from SYSTEM PLL2 divided by 5.

kCLOCK\_EcspiRootmuxSysPll1Div20 ECSPI Clock from SYSTEM PLL1 divided by 20.

kCLOCK\_EcspiRootmuxSysPll1Div5 ECSPI Clock from SYSTEM PLL1 divided by 5.

kCLOCK\_EcspiRootmuxSysPll1 ECSPI Clock from SYSTEM PLL1.

kCLOCK\_EcspiRootmuxSysPll3 ECSPI Clock from SYSTEM PLL3.

kCLOCK\_EcspiRootmuxSysPll2Div4 ECSPI Clock from SYSTEM PLL2 divided by 4.

kCLOCK\_EcspiRootmuxAudioPll2 ECSPI Clock from AUDIO PLL2.

## 4.0.1.4.10 enum clock\_rootmux\_i2c\_clk\_sel\_t

#### Enumerator

kCLOCK I2cRootmuxOsc24M I2C Clock from OSC 24M.

kCLOCK\_I2cRootmuxSysPll1Div5 I2C Clock from SYSTEM PLL1 divided by 5.

kCLOCK\_I2cRootmuxSysPll2Div20 I2C Clock from SYSTEM PLL2 divided by 20.

kCLOCK 12cRootmuxSysPll3 I2C Clock from SYSTEM PLL3.

kCLOCK I2cRootmuxAudioPll2 I2C Clock from AUDIO PLL2.

kCLOCK\_I2cRootmuxSysPll1Div6 I2C Clock from SYSTEM PLL1 divided by 6.

#### 4.0.1.4.11 enum clock rootmux uart clk sel t

#### Enumerator

kCLOCK\_UartRootmuxOsc24M UART Clock from OSC 24M.

kCLOCK\_UartRootmuxSysPll1Div10 UART Clock from SYSTEM PLL1 divided by 10.

kCLOCK UartRootmuxSysPll2Div5 UART Clock from SYSTEM PLL2 divided by 5.

kCLOCK\_UartRootmuxSysPll2Div10 UART Clock from SYSTEM PLL2 divided by 10.

kCLOCK\_UartRootmuxSysPll3 UART Clock from SYSTEM PLL3.

kCLOCK UartRootmuxExtClk2 UART Clock from External Clock 2.

kCLOCK\_UartRootmuxExtClk34 UART Clock from External Clock 3, External Clock 4.

kCLOCK UartRootmuxAudioPll2 UART Clock from Audio PLL2.

## 4.0.1.4.12 enum clock\_rootmux\_gpt\_t

#### Enumerator

kCLOCK\_GptRootmuxOsc24M GPT Clock from OSC 24M.

#### MCUXpresso SDK API Reference Manual

kCLOCK\_GptRootmuxSystemPll2Div10 GPT Clock from SYSTEM PLL2 divided by 10.

kCLOCK\_GptRootmuxSysPll1Div2 GPT Clock from SYSTEM PLL1 divided by 2.

kCLOCK\_GptRootmuxSysPll1Div20 GPT Clock from SYSTEM PLL1 divided by 20.

kCLOCK\_GptRootmuxVideoPll1 GPT Clock from VIDEO PLL1.

kCLOCK\_GptRootmuxSystemPll1Div10 GPT Clock from SYSTEM PLL1 divided by 10.

kCLOCK\_GptRootmuxAudioPll1 GPT Clock from AUDIO PLL1.

kCLOCK\_GptRootmuxExtClk123 GPT Clock from External Clock1, External Clock2, External Clock3.

## 4.0.1.4.13 enum clock\_rootmux\_wdog\_clk\_sel\_t

#### Enumerator

kCLOCK WdogRootmuxOsc24M WDOG Clock from OSC 24M.

kCLOCK\_WdogRootmuxSysPll1Div6 WDOG Clock from SYSTEM PLL1 divided by 6.

kCLOCK\_WdogRootmuxSysPll1Div5 WDOG Clock from SYSTEM PLL1 divided by 5.

kCLOCK\_WdogRootmuxVpuPll WDOG Clock from VPU DLL.

kCLOCK\_WdogRootmuxSystemPll2Div8 WDOG Clock from SYSTEM PLL2 divided by 8.

kCLOCK\_WdogRootmuxSystemPll3 WDOG Clock from SYSTEM PLL3.

kCLOCK\_WdogRootmuxSystemPll1Div10 WDOG Clock from SYSTEM PLL1 divided by 10.

kCLOCK\_WdogRootmuxSystemPll2Div6 WDOG Clock from SYSTEM PLL2 divided by 6.

## 4.0.1.4.14 enum clock\_rootmux\_Pwm\_clk\_sel\_t

#### Enumerator

kCLOCK\_PwmRootmuxOsc24M PWM Clock from OSC 24M.

kCLOCK PwmRootmuxSysPll2Div10 PWM Clock from SYSTEM PLL2 divided by 10.

kCLOCK\_PwmRootmuxSysPll1Div5 PWM Clock from SYSTEM PLL1 divided by 5.

kCLOCK\_PwmRootmuxSysPll1Div20 PWM Clock from SYSTEM PLL1 divided by 20.

kCLOCK\_PwmRootmuxSystemPll3 PWM Clock from SYSTEM PLL3.

kCLOCK PwmRootmuxExtClk12 PWM Clock from External Clock1, External Clock2.

kCLOCK\_PwmRootmuxSystemPll1Div10 PWM Clock from SYSTEM PLL1 divided by 10.

kCLOCK PwmRootmuxVideoPll1 PWM Clock from VIDEO PLL1.

#### 4.0.1.4.15 enum clock rootmux sai clk sel t

## Enumerator

kCLOCK\_SaiRootmuxOsc24M SAI Clock from OSC 24M.

kCLOCK SaiRootmuxAudioPll1 SAI Clock from AUDIO PLL1.

kCLOCK\_SaiRootmuxAudioPll2 SAI Clock from AUDIO PLL2.

kCLOCK\_SaiRootmuxVideoPll1 SAI Clock from VIDEO PLL1.

#### MCUXpresso SDK API Reference Manual

kCLOCK\_SaiRootmuxSysPll1Div6 SAI Clock from SYSTEM PLL1 divided by 6.

kCLOCK\_SaiRootmuxOsc26m SAI Clock from OSC HDMI 26M.

kCLOCK\_SaiRootmuxExtClk1 SAI Clock from External Clock1, External Clock2, External Clock3.

kCLOCK\_SaiRootmuxExtClk2 SAI Clock from External Clock2, External Clock3, External Clock4.

## 4.0.1.4.16 enum clock\_rootmux\_pdm\_clk\_sel\_t

## Enumerator

kCLOCK PdmRootmuxOsc24M GPT Clock from OSC 24M.

kCLOCK\_PdmRootmuxSystemPll2 GPT Clock from SYSTEM PLL2 divided by 10.

kCLOCK PdmRootmuxAudioPll1 GPT Clock from SYSTEM PLL1 divided by 2.

kCLOCK\_PdmRootmuxSysPll1 GPT Clock from SYSTEM PLL1 divided by 20.

kCLOCK\_PdmRootmuxSysPll2 GPT Clock from VIDEO PLL1.

kCLOCK\_PdmRootmuxSysPll3 GPT Clock from SYSTEM PLL1 divided by 10.

kCLOCK PdmRootmuxExtClk3 GPT Clock from AUDIO PLL1.

*kCLOCK\_PdmRootmuxAudioPll2* GPT Clock from External Clock1, External Clock2, External Clock3.

## 4.0.1.4.17 enum clock\_rootmux\_noc\_clk\_sel\_t

#### Enumerator

kCLOCK NocRootmuxOsc24M NOC Clock from OSC 24M.

kCLOCK\_NocRootmuxSysPll1 NOC Clock from SYSTEM PLL1.

kCLOCK\_NocRootmuxSysPll3 NOC Clock from SYSTEM PLL3.

kCLOCK NocRootmuxSysPll2 NOC Clock from SYSTEM PLL2.

kCLOCK\_NocRootmuxSysPll2Div2 NOC Clock from SYSTEM PLL2 divided by 2.

kCLOCK\_NocRootmuxAudioPll1 NOC Clock from AUDIO PLL1.

kCLOCK\_NocRootmuxVideoPll1 NOC Clock from VIDEO PLL1.

*kCLOCK\_NocRootmuxAudioPll2* NOC Clock from AUDIO PLL2.

## 4.0.1.4.18 enum clock\_pll\_gate\_t

#### Enumerator

kCLOCK\_ArmPllGate ARM PLL Gate.

kCLOCK\_GpuPllGate GPU PLL Gate.

kCLOCK\_VpuPllGate VPU PLL Gate.

kCLOCK\_DramPllGate DRAM PLL1 Gate.

kCLOCK\_SysPll1Gate SYSTEM PLL1 Gate.

#### MCUXpresso SDK API Reference Manual

kCLOCK SysPll1Div2Gate SYSTEM PLL1 Div2 Gate. kCLOCK\_SysPll1Div3Gate SYSTEM PLL1 Div3 Gate. kCLOCK SysPll1Div4Gate SYSTEM PLL1 Div4 Gate. kCLOCK\_SysPll1Div5Gate SYSTEM PLL1 Div5 Gate. kCLOCK\_SysPll1Div6Gate SYSTEM PLL1 Div6 Gate. kCLOCK SysPll1Div8Gate SYSTEM PLL1 Div8 Gate. kCLOCK\_SysPll1Div10Gate SYSTEM PLL1 Div10 Gate. kCLOCK\_SysPll1Div20Gate SYSTEM PLL1 Div20 Gate. kCLOCK SysPll2Gate SYSTEM PLL2 Gate. kCLOCK SysPll2Div2Gate SYSTEM PLL2 Div2 Gate. kCLOCK\_SysPll2Div3Gate SYSTEM PLL2 Div3 Gate. kCLOCK SysPll2Div4Gate SYSTEM PLL2 Div4 Gate. kCLOCK\_SysPll2Div5Gate SYSTEM PLL2 Div5 Gate. kCLOCK SysPll2Div6Gate SYSTEM PLL2 Div6 Gate. kCLOCK\_SysPll2Div8Gate SYSTEM PLL2 Div8 Gate. kCLOCK\_SysPll2Div10Gate SYSTEM PLL2 Div10 Gate. kCLOCK SysPll2Div20Gate SYSTEM PLL2 Div20 Gate. kCLOCK\_SysPll3Gate SYSTEM PLL3 Gate. kCLOCK\_AudioPll1Gate AUDIO PLL1 Gate. kCLOCK AudioPll2Gate AUDIO PLL2 Gate. kCLOCK VideoPll1Gate VIDEO PLL1 Gate. kCLOCK VideoPll2Gate VIDEO PLL2 Gate.

## 4.0.1.4.19 enum clock\_gate\_value\_t

#### Enumerator

kCLOCK\_ClockNotNeeded Clock always disabled.
 kCLOCK\_ClockNeededRun Clock enabled when CPU is running.
 kCLOCK\_ClockNeededRunWait Clock enabled when CPU is running or in WAIT mode.
 kCLOCK ClockNeededAll Clock always enabled.

## 4.0.1.4.20 enum clock\_pll\_bypass\_ctrl\_t

These constants define the PLL control names for PLL bypass.

- 0:15: REG offset to CCM\_ANALOG\_BASE in bytes.
- 16:20: bypass bit shift.

## Enumerator

kCLOCK\_AudioPll1BypassCtrlkCLOCK\_AudioPll2BypassCtrlkCLOCK\_VideoPll1BypassCtrlCCM Audio PLL2 bypass Control.kCLOCK\_VideoPll1BypassCtrlCCM Video Pll1 bypass Control.

#### MCUXpresso SDK API Reference Manual

kCLOCK\_DramPllInternalPll1BypassCtrl
 CCM DRAM PLL bypass Control.
 kCLOCK\_GpuPLLPwrBypassCtrl
 CCM Gpu PLL bypass Control.
 kCLOCK\_VpuPllPwrBypassCtrl
 CCM Vpu PLL bypass Control.
 kCLOCK\_ArmPllPwrBypassCtrl
 CCM Arm PLL bypass Control.
 kCLOCK\_SysPll1InternalPll1BypassCtrl
 CCM System PLL1 bypass Control.
 kCLOCK\_SysPll2InternalPll1BypassCtrl
 CCM System PLL2 bypass Control.
 kCLOCK\_SysPll3InternalPll1BypassCtrl
 CCM System PLL3 bypass Control.

## 4.0.1.4.21 enum clock\_pll\_clke\_t

These constants define the PLL clock names for PLL clock enable/disable operations.

- 0:15: REG offset to CCM\_ANALOG\_BASE in bytes.
- 16:20: Clock enable bit shift.

#### Enumerator

kCLOCK\_AudioPll1Clke Audio pll1 clke. kCLOCK AudioPll2Clke Audio pll2 clke. kCLOCK VideoPll1Clke Video pll1 clke. kCLOCK DramPllClke Dram pll clke. kCLOCK\_GpuPllClke Gpu pll clke. kCLOCK VpuPllClke Vpu pll clke. kCLOCK ArmPllClke Arm pll clke. kCLOCK\_SystemPll1Clke System pll1 clke. kCLOCK\_SystemPll1Div2Clke System pll1 Div2 clke. kCLOCK SystemPll1Div3Clke System pll1 Div3 clke. kCLOCK SystemPll1Div4Clke System pll1 Div4 clke. kCLOCK\_SystemPll1Div5Clke System pll1 Div5 clke. kCLOCK\_SystemPll1Div6Clke System pll1 Div6 clke. kCLOCK\_SystemPll1Div8Clke System pll1 Div8 clke. kCLOCK SystemPll1Div10Clke System pll1 Div10 clke. kCLOCK\_SystemPll1Div20Clke System pll1 Div20 clke. kCLOCK SystemPll2Clke System pll2 clke. kCLOCK SystemPll2Div2Clke System pll2 Div2 clke. kCLOCK\_SystemPll2Div3Clke System pll2 Div3 clke. kCLOCK\_SystemPll2Div4Clke System pll2 Div4 clke. kCLOCK\_SystemPll2Div5Clke System pll2 Div5 clke. kCLOCK\_SystemPll2Div6Clke System pll2 Div6 clke. kCLOCK SystemPll2Div8Clke System pll2 Div8 clke. kCLOCK\_SystemPll2Div10Clke System pll2 Div10 clke. kCLOCK SystemPll2Div20Clke System pll2 Div20 clke. kCLOCK SystemPll3Clke System pll3 clke.

## 4.0.1.4.22 anonymous enum

#### Enumerator

kANALOG\_PllRefOsc24M reference OSC 24M kANALOG PllPadClk reference PAD CLK

#### 4.0.1.5 Function Documentation

# 4.0.1.5.1 static void CLOCK\_SetRootMux ( clock\_root\_control\_t rootClk, uint32\_t mux ) [inline], [static]

User maybe need to set more than one mux ROOT according to the clock tree description in the reference manual

## **Parameters**

rootClk	Root clock control (see clock_root_control_t enumeration).
mux	Root mux value (see _ccm_rootmux_xxx enumeration).

## 4.0.1.5.2 static uint32\_t CLOCK\_GetRootMux ( clock\_root\_control\_t rootClk ) [inline], [static]

In order to get the clock source of root, user maybe need to get more than one ROOT's mux value to obtain the final clock source of root.

## **Parameters**

rootClk	Root clock control (see clock_root_control_t enumeration).
---------	--

#### Returns

Root mux value (see \_ccm\_rootmux\_xxx enumeration).

## 4.0.1.5.3 static void CLOCK\_EnableRoot ( clock\_root\_control\_t rootClk ) [inline], [static]

Parameters

base	CCM base pointer.
rootClk	Root clock control (see clock_root_control_t enumeration)

# 4.0.1.5.4 static void CLOCK\_DisableRoot ( clock\_root\_control\_t rootClk ) [inline], [static]

## Parameters

base	CCM base pointer.
rootClk	Root control (see clock_root_control_t enumeration)

# 4.0.1.5.5 static bool CLOCK\_IsRootEnabled ( clock\_root\_control\_t rootClk ) [inline], [static]

## **Parameters**

base	CCM base pointer.
rootClk	Root control (see clock_root_control_t enumeration)

## Returns

CCM root enabled or not.

- true: Clock root is enabled.
- false: Clock root is disabled.

# 4.0.1.5.6 void CLOCK\_UpdateRoot ( clock\_root\_control\_t ccmRootClk, uint32\_t mux, uint32\_t pre, uint32\_t post )

## Parameters

ccmRootClk	Root control (see clock_root_control_t enumeration)
root	mux value (see _ccm_rootmux_xxx enumeration)
pre	Pre divider value (0-7, divider=n+1)

NXP Semiconductors

37

post	Post divider value (0-63, divider=n+1)

# 4.0.1.5.7 void CLOCK\_SetRootDivider ( clock\_root\_control\_t ccmRootClk, uint32\_t pre, uint32\_t post )

#### **Parameters**

ccmRootClk	Root control (see clock_root_control_t enumeration)
pre	Pre divider value (1-8)
post	Post divider value (1-64)

## 4.0.1.5.8 static uint32\_t CLOCK\_GetRootPreDivider ( clock\_root\_control\_t rootClk ) [inline], [static]

In order to get the clock source of root, user maybe need to get more than one ROOT's mux value to obtain the final clock source of root.

## Parameters

rootClk	Root clock name (see clock_root_control_t enumeration).
---------	---

#### Returns

Root Pre divider value.

# 4.0.1.5.9 static uint32\_t CLOCK\_GetRootPostDivider ( clock\_root\_control\_t rootClk ) [inline], [static]

In order to get the clock source of root, user maybe need to get more than one ROOT's mux value to obtain the final clock source of root.

#### **Parameters**

rootClk	Root clock name (see clock_root_control_t enumeration).
---------	---

## Returns

Root Post divider value.

# 4.0.1.5.10 static void CLOCK\_ControlGate ( uint32\_t ccmGate, clock\_gate\_value\_t control ) [inline], [static]

base CCM base pointer.

ccmGate	Gate control (see clock_pll_gate_t and clock_ip_name_t enumeration)
control	Gate control value (see clock_gate_value_t)

## 4.0.1.5.11 void CLOCK\_EnableClock ( clock\_ip\_name\_t ccmGate )

Take care of that one module may need to set more than one clock gate.

#### **Parameters**

ccmGate	Gate control for each module (see clock_ip_name_t enumeration).
---------	---

## 4.0.1.5.12 void CLOCK\_DisableClock ( clock\_ip\_name\_t ccmGate )

Take care of that one module may need to set more than one clock gate.

#### **Parameters**

ccmGate	Gate control for each module (see clock_ip_name_t enumeration).
---------	---

# 4.0.1.5.13 static void CLOCK\_PowerUpPII ( CCM\_ANALOG\_Type \* base, clock\_pll\_ctrl\_t pllControl ) [inline], [static]

## Parameters

base	CCM_ANALOG base pointer.
pllControl	PLL control name (see clock_pll_ctrl_t enumeration)

# 4.0.1.5.14 static void CLOCK\_PowerDownPll ( CCM\_ANALOG\_Type \* base, clock\_pll\_ctrl\_t pllControl ) [inline], [static]

## **Parameters**

base	CCM_ANALOG base pointer.
buse	Cert_rit tillog buse pointer.

pllControl | PLL control name (see clock\_pll\_ctrl\_t enumeration)

## 4.0.1.5.15 static void CLOCK\_SetPIIBypass ( CCM\_ANALOG\_Type \* base, clock\_pll\_bypass\_ctrl\_t pllControl, bool bypass ) [inline], [static]

#### **Parameters**

base	CCM_ANALOG base pointer.
pllControl	PLL control name (see ccm_analog_pll_control_t enumeration)
bypass	Bypass the PLL.  • true: Bypass the PLL.  • false: Do not bypass the PLL.

# 4.0.1.5.16 static bool CLOCK\_IsPIIBypassed ( CCM\_ANALOG\_Type \* base, clock\_pll\_bypass\_ctrl\_t pllControl ) [inline], [static]

#### **Parameters**

base	CCM_ANALOG base pointer.
pllControl	PLL control name (see ccm_analog_pll_control_t enumeration)

## Returns

## PLL bypass status.

- true: The PLL is bypassed.
- false: The PLL is not bypassed.

# 4.0.1.5.17 static bool CLOCK\_IsPIILocked ( CCM\_ANALOG\_Type \* base, clock\_pll\_ctrl\_t pllControl ) [inline], [static]

## **Parameters**

ba	CCM_ANALOG base pointer.

pllControl   PLL control name (see clock_pll_ctrl_t enumeration)
--

#### Returns

## PLL lock status.

- true: The PLL clock is locked.
- false: The PLL clock is not locked.

## 4.0.1.5.18 static void CLOCK\_EnableAnalogClock ( CCM\_ANALOG\_Type \* base, clock\_pll\_clke\_t pllClock ) [inline], [static]

#### **Parameters**

base	CCM_ANALOG base pointer.
pllClock	PLL clock name (see ccm_analog_pll_clock_t enumeration)

## 4.0.1.5.19 static void CLOCK\_DisableAnalogClock ( CCM\_ANALOG\_Type \* base, clock\_pll\_clke\_t pllClock ) [inline], [static]

#### **Parameters**

base	CCM_ANALOG base pointer.
pllClock	PLL clock name (see ccm_analog_pll_clock_t enumeration)

## 4.0.1.5.20 static void CLOCK\_OverridePIIClke ( CCM\_ANALOG\_Type \* base, clock\_pll\_clke\_t ovClock, bool override ) [inline], [static]

### **Parameters**

base	CCM_ANALOG base pointer.
ovClock	PLL clock name (see clock_pll_clke_t enumeration)
override	Override the PLL.  • true: Override the PLL clke, CCM will handle it.  • false: Do not override the PLL clke.

# 4.0.1.5.21 static void CLOCK\_OverridePIIPd ( CCM\_ANALOG\_Type \* base, clock\_pll\_ctrl\_t pdClock, bool override ) [inline], [static]

## **MCUXpresso SDK API Reference Manual**

base	CCM_ANALOG base pointer.
pdClock	PLL clock name (see clock_pll_ctrl_t enumeration)
override	Override the PLL.  • true: Override the PLL clke, CCM will handle it.  • false: Do not override the PLL clke.

## 4.0.1.5.22 void CLOCK\_InitArmPII ( const ccm\_analog\_integer\_pll\_config\_t \* config )

## **Parameters**

config	Pointer to the configuration structure(see ccm_analog_integer_pll_config_t enumera-
	tion).

## Note

This function can't detect whether the Arm PLL has been enabled and used by some IPs.

## 4.0.1.5.23 void CLOCK\_InitSysPll1 ( const ccm\_analog\_integer\_pll\_config\_t \* config\_)

## **Parameters**

config	Pointer to the configuration structure(see ccm_analog_integer_pll_config_t enumera-
	tion).

## Note

This function can't detect whether the SYS PLL has been enabled and used by some IPs.

## 4.0.1.5.24 void CLOCK\_InitSysPII2 ( const ccm\_analog\_integer\_pll\_config\_t \* config )

## Parameters

config	Pointer to the configuration structure(see ccm_analog_integer_pll_config_t enumera-
	tion).

#### Note

This function can't detect whether the SYS PLL has been enabled and used by some IPs.

## 4.0.1.5.25 void CLOCK\_InitSysPll3 ( const ccm\_analog\_integer\_pll\_config\_t \* config )

## **Parameters**

config	Pointer to the configuration structure(see ccm_analog_integer_pll_config_t enumera-
	tion).

#### Note

This function can't detect whether the SYS PLL has been enabled and used by some IPs.

## 4.0.1.5.26 void CLOCK\_InitAudioPll1 ( const ccm\_analog\_frac\_pll\_config\_t \* config )

#### **Parameters**

config	Pointer to the configuration structure(see ccm_analog_frac_pll_config_t enumera-
	tion).

## Note

This function can't detect whether the AUDIO PLL has been enabled and used by some IPs.

## 4.0.1.5.27 void CLOCK InitAudioPll2 ( const ccm\_analog\_frac\_pll\_config\_t \* config\_)

## **Parameters**

config	Pointer to the configuration structure(see ccm_analog_frac_pll_config_t enumera-
	tion).

#### Note

This function can't detect whether the AUDIO PLL has been enabled and used by some IPs.

## 4.0.1.5.28 void CLOCK\_InitVideoPII1 ( const ccm\_analog\_frac\_pll\_config\_t \* config )

## **MCUXpresso SDK API Reference Manual**

config	Pointer to the configuration structure(see ccm_analog_frac_pll_config_t enumera-
	tion).

## 4.0.1.5.29 void CLOCK\_InitIntegerPII ( CCM\_ANALOG\_Type \* base, const ccm\_analog\_integer\_pll\_config\_t \* config, clock\_pll\_ctrl\_t type )

#### **Parameters**

base	CCM ANALOG base address
config	Pointer to the configuration structure(see ccm_analog_integer_pll_config_t enumera-
	tion).
type	integer pll type

## 4.0.1.5.30 uint32\_t CLOCK\_GetIntegerPllFreq ( CCM\_ANALOG\_Type \* base, clock\_pll\_ctrl\_t type, uint32\_t refClkFreq, bool pll1Bypass )

## Parameters

base	CCM ANALOG base address.
type	integer pll type
pll1Bypass	pll1 bypass flag

#### Returns

Clock frequency

# 4.0.1.5.31 void CLOCK\_InitFracPII ( CCM\_ANALOG\_Type \* base, const ccm\_analog\_frac\_pll\_config\_t \* config, clock\_pll\_ctrl\_t type )

## Parameters

base	CCM ANALOG base address.
config	Pointer to the configuration structure(see ccm_analog_frac_pll_config_t enumera-
	tion).
type	fractional pll type.

MCUXpresso SDK API Reference Manual

4.0.1.5.32 uint32\_t CLOCK\_GetFracPllFreq ( CCM\_ANALOG\_Type \* base, clock\_pll\_ctrl\_t type, uint32\_t refClkFreq )

base	CCM_ANALOG base pointer.
type	fractional pll type.
fractional	pll reference clock frequency

## Returns

Clock frequency

## 4.0.1.5.33 uint32\_t CLOCK\_GetPIIFreq ( clock\_pll\_ctrl\_t pll )

## **Parameters**

type	fractional pll type.
------	----------------------

## Returns

Clock frequency

## 4.0.1.5.34 uint32\_t CLOCK\_GetPllRefClkFreq ( clock\_pll\_ctrl\_t ctrl )

## Parameters

type	fractional pll type.
------	----------------------

## Returns

Clock frequency

## 4.0.1.5.35 uint32\_t CLOCK\_GetFreq ( clock\_name\_t clockName )

This function checks the current clock configurations and then calculates the clock frequency for a specific clock name defined in clock\_name\_t.

clockName

Clock names defined in clock\_name\_t

## Returns

Clock frequency value in hertz

## 4.0.1.5.36 uint32\_t CLOCK\_GetCoreM4Freq ( void )

Returns

Clock frequency; If the clock is invalid, returns 0.

## 4.0.1.5.37 uint32\_t CLOCK\_GetAxiFreq ( void )

Returns

Clock frequency; If the clock is invalid, returns 0.

## 4.0.1.5.38 uint32\_t CLOCK\_GetAhbFreq ( void )

Returns

Clock frequency; If the clock is invalid, returns 0.

## 4.0.2 ECSPI: Serial Peripheral Interface Driver

## 4.0.2.1 Overview

## **Modules**

- ECSPI Driver
- ECSPI FreeRTOS DriverECSPI SDMA Driver

## 4.0.3 ECSPI Driver

## 4.0.3.1 Overview

ECSPI driver includes functional APIs and transactional APIs.

Functional APIs are feature/property target low level APIs. Functional APIs can be used for ECSPI initialization/configuration/operation for optimization/customization purpose. Using the functional API requires the knowledge of the SPI peripheral and how to organize functional APIs to meet the application requirements. All functional API use the peripheral base address as the first parameter. ECSPI functional operation groups provide the functional API set.

Transactional APIs are transaction target high level APIs. Transactional APIs can be used to enable the peripheral and in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are a critical requirement, see the transactional API implementation and write a custom code. All transactional APIs use the spi\_handle\_t as the first parameter. Initialize the handle by calling the SPI\_MasterTransferCreateHandle() or SPI\_SlaveTransferCreateHandle() API.

Transactional APIs support asynchronous transfer. This means that the functions SPI\_MasterTransferNon-Blocking() and SPI\_SlaveTransferNonBlocking() set up the interrupt for data transfer. When the transfer completes, the upper layer is notified through a callback function with the kStatus\_SPI\_Idle status.

## 4.0.3.2 Typical use case

## 4.0.3.2.1 SPI master transfer using polling method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/ecspi

## 4.0.3.2.2 SPI master transfer using an interrupt method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/ecspi

#### **Data Structures**

- struct ecspi\_channel\_config\_t
  - ECSPI user channel configure structure. More...
- struct ecspi\_master\_config\_t
  - ECSPI master configure structure. More...
- struct ecspi\_slave\_config\_t
  - ECSPI slave configure structure. More...
- struct ecspi\_transfer\_t
  - ECSPI transfer structure. More...
- struct ecspi\_master\_handle\_t

ECSPI master handle structure. More...

#### **Macros**

• #define ECSPI\_DUMMYDATA (0xFFFFFFFU)

ECSPI dummy transfer data, the data is sent while txBuff is NULL.

## **Typedefs**

- typedef ecspi\_master\_handle\_t ecspi\_slave\_handle\_t Slave handle is the same with master handle.
- typedef void(\* ecspi\_master\_callback\_t )(ECSPI\_Type \*base, ecspi\_master\_handle\_t \*handle, status\_t status, void \*userData)

ECSPI master callback for finished transmit.

• typedef void(\* ecspi\_slave\_callback\_t)(ECSPI\_Type \*base, ecspi\_slave\_handle\_t \*handle, status\_t status, void \*userData)

ECSPI slave callback for finished transmit.

#### **Enumerations**

```
    enum {

  kStatus_ECSPI_Busy = MAKE_STATUS(kStatusGroup_ECSPI, 0),
 kStatus_ECSPI_Idle = MAKE_STATUS(kStatusGroup_ECSPI, 1),
 kStatus ECSPI Error = MAKE STATUS(kStatusGroup ECSPI, 2),
 kStatus ECSPI HardwareOverFlow = MAKE STATUS(kStatusGroup ECSPI, 3) }
    Return status for the ECSPI driver.
enum ecspi_clock_polarity_t {
 kECSPI_PolarityActiveHigh = 0x0U,
 kECSPI PolarityActiveLow }
    ECSPI clock polarity configuration.
enum ecspi_clock_phase_t {
  kECSPI_ClockPhaseFirstEdge,
 kECSPI_ClockPhaseSecondEdge }
    ECSPI clock phase configuration.
• enum {
 kECSPI_TxfifoEmptyInterruptEnable = ECSPI_INTREG_TEEN_MASK,
 kECSPI_TxFifoDataRequstInterruptEnable = ECSPI_INTREG_TDREN_MASK,
 kECSPI TxFifoFullInterruptEnable = ECSPI INTREG TFEN MASK,
 kECSPI_RxFifoReadyInterruptEnable = ECSPI_INTREG_RREN_MASK,
 kECSPI_RxFifoDataRequstInterruptEnable = ECSPI_INTREG_RDREN_MASK,
 kECSPI_RxFifoFullInterruptEnable = ECSPI_INTREG_RFEN_MASK,
 kECSPI RxFifoOverFlowInterruptEnable = ECSPI INTREG ROEN MASK,
 kECSPI TransferCompleteInterruptEnable = ECSPI INTREG TCEN MASK,
 kECSPI_AllInterruptEnable }
    ECSPI interrupt sources.
• enum {
```

```
kECSPI TxfifoEmptyFlag = ECSPI STATREG TE MASK,
 kECSPI_TxFifoDataRequstFlag = ECSPI_STATREG_TDR_MASK,
 kECSPI_TxFifoFullFlag = ECSPI_STATREG_TF_MASK,
 kECSPI_RxFifoReadyFlag = ECSPI_STATREG_RR_MASK,
 kECSPI RxFifoDataRegustFlag = ECSPI STATREG RDR MASK,
 kECSPI_RxFifoFullFlag = ECSPI_STATREG_RF_MASK,
 kECSPI_RxFifoOverFlowFlag = ECSPI_STATREG_RO_MASK,
 kECSPI_TransferCompleteFlag = ECSPI_STATREG_TC_MASK }
    ECSPI status flags.
• enum {
 kECSPI_TxDmaEnable = ECSPI_DMAREG_TEDEN_MASK,
 kECSPI_RxDmaEnable = ECSPI_DMAREG_RXDEN_MASK,
 kECSPI_DmaAllEnable = (ECSPI_DMAREG_TEDEN_MASK | ECSPI_DMAREG_RXDEN_M-
  ASK) }
    ECSPI DMA enable.
enum ecspi_Data_ready_t {
 kECSPI_DataReadyIgnore = 0x0U,
 kECSPI DataReadyFallingEdge,
 kECSPI_DataReadyLowLevel }
    ECSPI SPI_RDY signal configuration.
enum ecspi_channel_source_t {
 kECSPI_Channel0 = 0x0U,
 kECSPI Channel1,
 kECSPI_Channel2,
 kECSPI_Channel3 }
    ECSPI channel select source.
enum ecspi_master_slave_mode_t {
 kECSPI Slave = 0U,
 kECSPI_Master }
    ECSPI master or slave mode configuration.
• enum ecspi data line inactive state t {
 kECSPI DataLineInactiveStateHigh = 0x0U,
 kECSPI_DataLineInactiveStateLow }
    ECSPI data line inactive state configuration.
enum ecspi_clock_inactive_state_t {
 kECSPI_ClockInactiveStateLow = 0x0U,
 kECSPI ClockInactiveStateHigh }
    ECSPI clock inactive state configuration.
• enum ecspi_chip_select_active_state_t {
  kECSPI_ChipSelectActiveStateLow = 0x0U,
 kECSPI ChipSelectActiveStateHigh }
    ECSPI active state configuration.
enum ecspi_wave_form_t {
 kECSPI_WaveFormSingle = 0x0U,
 kECSPI WaveFormMultiple }
    ECSPI wave form configuration.
enum ecspi_sample_period_clock_source_t {
```

```
kECSPI_spiClock = 0x0U,
kECSPI_lowFreqClock }
    ECSPI sample period clock configuration.
```

## **Functions**

• uint32\_t ECSPI\_GetInstance (ECSPI\_Type \*base) Get the instance for ECSPI module.

#### **Driver version**

• #define FSL\_ECSPI\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 2)) ECSPI driver version 2.0.2.

## Initialization and deinitialization

- void ECSPI\_MasterGetDefaultConfig (ecspi\_master\_config\_t \*config)

  Sets the ECSPI configuration structure to default values.
- void ECSPI\_MasterInit (ECSPI\_Type \*base, const ecspi\_master\_config\_t \*config, uint32\_t src-Clock Hz)

*Initializes the ECSPI with configuration.* 

void ECSPI\_SlaveGetDefaultConfig (ecspi\_slave\_config\_t \*config)

Sets the ECSPI configuration structure to default values.

• void ECSPI\_SlaveInit (ECSPI\_Type \*base, const ecspi\_slave\_config\_t \*config)

Initializes the ECSPI with configuration.

• void ECSPI\_Deinit (ECSPI\_Type \*base)

De-initializes the ECSPI.

• static void ECSPI\_Enable (ECSPI\_Type \*base, bool enable)

Enables or disables the ECSPI.

#### **Status**

- static uint32\_t ECSPI\_GetStatusFlags (ECSPI\_Type \*base)

  Gets the status flag.
- static void ECSPI\_ClearStatusFlags (ECSPI\_Type \*base, uint32\_t mask) Clear the status flag.

## Interrupts

- static void ECSPI\_EnableInterrupts (ECSPI\_Type \*base, uint32\_t mask)

  Enables the interrupt for the ECSPI.
- static void ECSPI\_DisableInterrupts (ECSPI\_Type \*base, uint32\_t mask) Disables the interrupt for the ECSPI.

NXP Semiconductors

53

## **Software Reset**

• static void ECSPI\_SoftwareReset (ECSPI\_Type \*base) Software reset.

#### Channel mode check

• static bool ECSPI\_IsMaster (ECSPI\_Type \*base, ecspi\_channel\_source\_t channel)

\*Mode check.

## **DMA Control**

• static void ECSPI\_EnableDMA (ECSPI\_Type \*base, uint32\_t mask, bool enable) Enables the DMA source for ECSPI.

## **FIFO Operation**

- static uint8\_t ECSPI\_GetTxFifoCount (ECSPI\_Type \*base)

  Get the Tx FIFO data count.
- static uint8\_t ECSPI\_GetRxFifoCount (ECSPI\_Type \*base)

Get the Rx FIFO data count.

## **Bus Operations**

- static void ECSPI\_SetChannelSelect (ECSPI\_Type \*base, ecspi\_channel\_source\_t channel) Set channel select for transfer.
- void ECSPI\_SetChannelConfig (ECSPI\_Type \*base, ecspi\_channel\_source\_t channel, const ecspi\_channel\_config\_t \*config)

Set channel select configuration for transfer.

- void ECSPI\_SetBaudRate (ECSPI\_Type \*base, uint32\_t baudRate\_Bps, uint32\_t srcClock\_Hz) Sets the baud rate for ECSPI transfer.
- void ECSPI\_WriteBlocking (ECSPI\_Type \*base, uint32\_t \*buffer, size\_t size) Sends a buffer of data bytes using a blocking method.
- static void ECSPI\_WriteData (ECSPI\_Type \*base, uint32\_t data)

Writes a data into the ECSPI data register.

• static uint32\_t ECSPI\_ReadData (ECSPI\_Type \*base)

Gets a data from the ECSPI data register.

#### **Transactional**

• void ECSPI\_MasterTransferCreateHandle (ECSPI\_Type \*base, ecspi\_master\_handle\_t \*handle, ecspi\_master\_callback\_t callback, void \*userData)

Initializes the ECSPI master handle.

- status\_t ECSPI\_MasterTransferBlocking (ECSPI\_Type \*base, ecspi\_transfer\_t \*xfer)

  Transfers a block of data using a polling method.
- status\_t ECSPI\_MasterTransferNonBlocking (ECSPI\_Type \*base, ecspi\_master\_handle\_t \*handle, ecspi\_transfer\_t \*xfer)

Performs a non-blocking ECSPI interrupt transfer.

• status\_t ECSPI\_MasterTransferGetCount (ECSPI\_Type \*base, ecspi\_master\_handle\_t \*handle, size\_t \*count)

Gets the bytes of the ECSPI interrupt transferred.

- void ECSPI\_MasterTransferAbort (ECSPI\_Type \*base, ecspi\_master\_handle\_t \*handle)

  Aborts an ECSPI transfer using interrupt.
- void ECSPI\_MasterTransferHandleIRQ (ECSPI\_Type \*base, ecspi\_master\_handle\_t \*handle)

  Interrupts the handler for the ECSPI.
- void ECSPI\_SlaveTransferCreateHandle (ECSPI\_Type \*base, ecspi\_slave\_handle\_t \*handle, ecspi\_slave\_callback\_t callback, void \*userData)

Initializes the ECSPI slave handle.

static status\_t ECSPI\_SlaveTransferNonBlocking (ECSPI\_Type \*base, ecspi\_slave\_handle\_t \*handle, ecspi\_transfer\_t \*xfer)

Performs a non-blocking ECSPI slave interrupt transfer.

• static status\_t ECSPI\_SlaveTransferGetCount (ECSPI\_Type \*base, ecspi\_slave\_handle\_t \*handle, size\_t \*count)

Gets the bytes of the ECSPI interrupt transferred.

- static void ECSPI\_SlaveTransferAbort (ECSPI\_Type \*base, ecspi\_slave\_handle\_t \*handle)

  Aborts an ECSPI slave transfer using interrupt.
- void ECSPI\_SlaveTransferHandleIRQ (ECSPI\_Type \*base, ecspi\_slave\_handle\_t \*handle)

  Interrupts a handler for the ECSPI slave.

## 4.0.3.3 Data Structure Documentation

## 4.0.3.3.1 struct ecspi channel config t

#### **Data Fields**

• ecspi\_master\_slave\_mode\_t channelMode

Channel mode.

• ecspi\_clock\_inactive\_state\_t clockInactiveState

Clock line (SCLK) inactive state.

• ecspi data line inactive state t dataLineInactiveState

Data line (MOSI&MISO) inactive state.

• ecspi\_chip\_select\_active\_state\_t chipSlectActiveState

*Chip select(SS) line active state.* 

• ecspi\_wave\_form\_t waveForm

Wave form.

• ecspi\_clock\_polarity\_t polarity

Clock polarity.

ecspi\_clock\_phase\_t phase

Clock phase.

## 4.0.3.3.2 struct ecspi master config t

#### **Data Fields**

• ecspi\_channel\_source\_t channel

Channel number.

• ecspi\_channel\_config\_t channelConfig

Channel configuration.

ecspi\_sample\_period\_clock\_source\_t samplePeriodClock

Sample period clock source.

• uint8\_t burstLength

Burst length.

• uint8\_t chipSelectDelay

SS delay time.

• uint16\_t samplePeriod

Sample period.

uint8\_t txFifoThreshold

TX Threshold.

• uint8 t rxFifoThreshold

RX Threshold.

• uint32\_t baudRate\_Bps

ECSPI baud rate for master mode.

bool enableLoopback

Enable the ECSPI loopback test.

#### 4.0.3.3.2.1 Field Documentation

## 4.0.3.3.2.1.1 bool ecspi master config t::enableLoopback

## 4.0.3.3.3 struct ecspi\_slave\_config\_t

#### **Data Fields**

• uint8\_t burstLength

Burst length.

uint8\_t txFifoThreshold

TX Threshold.

• uint8\_t rxFifoThreshold

RX Threshold.

• ecspi\_channel\_config\_t channelConfig

Channel configuration.

## 4.0.3.3.4 struct ecspi\_transfer\_t

### **Data Fields**

•  $uint32_t * txData$ 

Send buffer.

•  $uint32_t * rxData$ 

Receive buffer.

size\_t dataSize

Transfer bytes.

ecspi\_channel\_source\_t channel

ECSPI channel select.

## 4.0.3.3.5 struct ecspi master handle

#### **Data Fields**

• ecspi channel source t channel

Channel number.

• uint32\_t \*volatile txData

Transfer buffer.

• uint32 t \*volatile rxData

Receive buffer.

• volatile size\_t txRemainingBytes

Send data remaining in bytes.

• volatile size t rxRemainingBytes

Receive data remaining in bytes.

• volatile uint32\_t state

ECSPI internal state.

• size t transferSize

Bytes to be transferred.

• ecspi\_master\_callback\_t callback

ECSPI callback.

void \* userData

Callback parameter.

## 4.0.3.4 Macro Definition Documentation

4.0.3.4.1 #define FSL\_ECSPI\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 2))

## 4.0.3.4.2 #define ECSPI\_DUMMYDATA (0xFFFFFFFU)

## 4.0.3.5 Enumeration Type Documentation

## 4.0.3.5.1 anonymous enum

#### Enumerator

kStatus\_ECSPI\_Busy ECSPI bus is busy.

kStatus\_ECSPI\_Idle ECSPI is idle.

kStatus ECSPI Error ECSPI error.

kStatus\_ECSPI\_HardwareOverFlow ECSPI hardware overflow.

## 4.0.3.5.2 enum ecspi\_clock\_polarity\_t

#### Enumerator

**kECSPI\_PolarityActiveHigh** Active-high ECSPI polarity high (idles low). **kECSPI\_PolarityActiveLow** Active-low ECSPI polarity low (idles high).

## MCUXpresso SDK API Reference Manual

## 4.0.3.5.3 enum ecspi\_clock\_phase\_t

#### Enumerator

**kECSPI\_ClockPhaseFirstEdge** First edge on SPSCK occurs at the middle of the first cycle of a data transfer.

**kECSPI\_ClockPhaseSecondEdge** First edge on SPSCK occurs at the start of the first cycle of a data transfer.

## 4.0.3.5.4 anonymous enum

#### Enumerator

kECSPI\_TxfifoEmptyInterruptEnable Transmit FIFO buffer empty interrupt.

kECSPI TxFifoDataRegustInterruptEnable Transmit FIFO data regust interrupt.

kECSPI\_TxFifoFullInterruptEnable Transmit FIFO full interrupt.

kECSPI\_RxFifoReadyInterruptEnable Receiver FIFO ready interrupt.

kECSPI\_RxFifoDataRequstInterruptEnable Receiver FIFO data requst interrupt.

*kECSPI\_RxFifoFullInterruptEnable* Receiver FIFO full interrupt.

kECSPI\_RxFifoOverFlowInterruptEnable Receiver FIFO buffer overflow interrupt.

**kECSPI** TransferCompleteInterruptEnable Transfer complete interrupt.

kECSPI\_AllInterruptEnable All interrupt.

#### 4.0.3.5.5 anonymous enum

#### Enumerator

kECSPI\_TxfifoEmptyFlag Transmit FIFO buffer empty flag.

kECSPI\_TxFifoDataRegustFlag Transmit FIFO data requst flag.

kECSPI\_TxFifoFullFlag Transmit FIFO full flag.

**kECSPI\_RxFifoReadyFlag** Receiver FIFO ready flag.

kECSPI RxFifoDataRegustFlag Receiver FIFO data regust flag.

kECSPI\_RxFifoFullFlag Receiver FIFO full flag.

kECSPI\_RxFifoOverFlowFlag Receiver FIFO buffer overflow flag.

kECSPI TransferCompleteFlag Transfer complete flag.

## 4.0.3.5.6 anonymous enum

#### Enumerator

**kECSPI\_TxDmaEnable** Tx DMA request source.

kECSPI\_RxDmaEnable Rx DMA request source.

**kECSPI\_DmaAllEnable** All DMA request source.

## 4.0.3.5.7 enum ecspi\_Data\_ready\_t

#### Enumerator

kECSPI\_DataReadyIgnore SPI\_RDY signal is ignored.kECSPI\_DataReadyFallingEdge SPI\_RDY signal will be triggerd by the falling edge.kECSPI\_DataReadyLowLevel SPI\_RDY signal will be triggerd by a low level.

## 4.0.3.5.8 enum ecspi\_channel\_source\_t

#### Enumerator

kECSPI\_Channel0 Channel 0 is selectd.
kECSPI\_Channel1 Channel 1 is selectd.
kECSPI\_Channel2 Channel 2 is selectd.
kECSPI\_Channel3 Channel 3 is selectd.

## 4.0.3.5.9 enum ecspi\_master\_slave\_mode\_t

#### Enumerator

**kECSPI\_Master** ECSPI peripheral operates in slave mode. **kECSPI\_Master** ECSPI peripheral operates in master mode.

## 4.0.3.5.10 enum ecspi\_data\_line\_inactive\_state\_t

#### Enumerator

**kECSPI\_DataLineInactiveStateHigh** The data line inactive state stays high. **kECSPI\_DataLineInactiveStateLow** The data line inactive state stays low.

## 4.0.3.5.11 enum ecspi\_clock\_inactive\_state\_t

#### Enumerator

**kECSPI\_ClockInactiveStateLow** The SCLK inactive state stays low. **kECSPI\_ClockInactiveStateHigh** The SCLK inactive state stays high.

## 4.0.3.5.12 enum ecspi\_chip\_select\_active\_state\_t

#### Enumerator

**kECSPI\_ChipSelectActiveStateLow** The SS signal line active stays low. **kECSPI\_ChipSelectActiveStateHigh** The SS signal line active stays high.

## MCUXpresso SDK API Reference Manual

## 4.0.3.5.13 enum ecspi\_wave\_form\_t

#### Enumerator

**kECSPI\_WaveFormSingle** The wave form for signal burst. **kECSPI\_WaveFormMultiple** The wave form for multiple burst.

## 4.0.3.5.14 enum ecspi\_sample\_period\_clock\_source\_t

#### Enumerator

kECSPI\_spiClock The sample period clock source is SCLK.kECSPI\_lowFreqClock The sample seriod clock source is low\_frequency reference clock(32.768 kHz).

#### 4.0.3.6 Function Documentation

## 4.0.3.6.1 uint32\_t ECSPI\_GetInstance ( ECSPI\_Type \* base )

#### **Parameters**

base	ECSPI base address

## 4.0.3.6.2 void ECSPI\_MasterGetDefaultConfig ( ecspi\_master\_config\_t \* config )

The purpose of this API is to get the configuration structure initialized for use in ECSPI\_MasterInit(). User may use the initialized structure unchanged in ECSPI\_MasterInit, or modify some fields of the structure before calling ECSPI MasterInit. After calling this API, the master is ready to transfer. Example:

```
ecspi_master_config_t config;
ECSPI_MasterGetDefaultConfig(&config);
```

#### **Parameters**

config	pointer to config structure

# 4.0.3.6.3 void ECSPI\_MasterInit ( ECSPI\_Type \* base, const ecspi\_master\_config\_t \* config, uint32\_t srcClock\_Hz )

The configuration structure can be filled by user from scratch, or be set with default values by ECSPI\_MasterGetDefaultConfig(). After calling this API, the slave is ready to transfer. Example

#### MCUXpresso SDK API Reference Manual

```
ecspi_master_config_t config = {
.baudRate_Bps = 400000,
...
};
ECSPI_MasterInit(ECSPI0, &config);
```

base	ECSPI base pointer
config	pointer to master configuration structure
srcClock_Hz	Source clock frequency.

## 4.0.3.6.4 void ECSPI\_SlaveGetDefaultConfig ( ecspi\_slave\_config\_t \* config )

The purpose of this API is to get the configuration structure initialized for use in ECSPI\_SlaveInit(). User may use the initialized structure unchanged in ECSPI\_SlaveInit(), or modify some fields of the structure before calling ECSPI\_SlaveInit(). After calling this API, the master is ready to transfer. Example:

```
ecspi_Slaveconfig_t config;
ECSPI_SlaveGetDefaultConfig(&config);
```

#### **Parameters**

config	pointer to config structure
--------	-----------------------------

## 4.0.3.6.5 void ECSPI\_SlaveInit ( ECSPI\_Type \* base, const ecspi\_slave\_config\_t \* config )

The configuration structure can be filled by user from scratch, or be set with default values by ECSPI\_-SlaveGetDefaultConfig(). After calling this API, the slave is ready to transfer. Example

```
ecspi_Salveconfig_t config = {
    .baudRate_Bps = 400000,
    ...
};
ECSPI_SlaveInit(ECSPI1, &config);
```

#### **Parameters**

base	ECSPI base pointer
------	--------------------

MCUXpresso SDK API Reference Manual

config pointer to master configuration structure

## 4.0.3.6.6 void ECSPI\_Deinit ( ECSPI\_Type \* base )

Calling this API resets the ECSPI module, gates the ECSPI clock. The ECSPI module can't work unless calling the ECSPI\_MasterInit/ECSPI\_SlaveInit to initialize module.

#### **Parameters**

base	ECSPI base pointer
------	--------------------

## 4.0.3.6.7 static void ECSPI\_Enable ( ECSPI\_Type \* base, bool enable ) [inline], [static]

#### **Parameters**

base	ECSPI base pointer
enable	pass true to enable module, false to disable module

## 4.0.3.6.8 static uint32\_t ECSPI\_GetStatusFlags ( ECSPI\_Type \* base ) [inline], [static]

## Parameters

base	ECSPI base pointer
------	--------------------

## Returns

ECSPI Status, use status flag to AND #\_ecspi\_flags could get the related status.

## 4.0.3.6.9 static void ECSPI\_ClearStatusFlags ( ECSPI\_Type \* base, uint32\_t mask ) [inline], [static]

## Parameters

base	ECSPI base pointer
------	--------------------

mask ECSPI Status, use status flag to AND #\_ecspi\_flags could get the related status.

# 4.0.3.6.10 static void ECSPI\_EnableInterrupts ( ECSPI\_Type \* base, uint32\_t mask ) [inline], [static]

## Parameters

base	ECSPI base pointer
mask	ECSPI interrupt source. The parameter can be any combination of the following
	values:
	kECSPI_TxfifoEmptyInterruptEnable
	kECSPI_TxFifoDataRequstInterruptEnable
	kECSPI_TxFifoFullInterruptEnable
	kECSPI_RxFifoReadyInterruptEnable
	kECSPI_RxFifoDataRequstInterruptEnable
	kECSPI_RxFifoFullInterruptEnable
	kECSPI_RxFifoOverFlowInterruptEnable
	kECSPI_TransferCompleteInterruptEnable
	kECSPI_AllInterruptEnable
	-

# 4.0.3.6.11 static void ECSPI\_DisableInterrupts ( ECSPI\_Type \* base, uint32\_t mask ) [inline], [static]

## Parameters

base	ECSPI base pointer
mask	ECSPI interrupt source. The parameter can be any combination of the following
	values:
	<ul> <li>kECSPI_TxfifoEmptyInterruptEnable</li> </ul>
	<ul> <li>kECSPI_TxFifoDataRequstInterruptEnable</li> </ul>
	kECSPI_TxFifoFullInterruptEnable
	<ul> <li>kECSPI_RxFifoReadyInterruptEnable</li> </ul>
	<ul> <li>kECSPI_RxFifoDataRequstInterruptEnable</li> </ul>
	kECSPI_RxFifoFullInterruptEnable
	• kECSPI_RxFifoOverFlowInterruptEnable
	kECSPI_TransferCompleteInterruptEnable
	kECSPI_AllInterruptEnable
	_

MCUXpresso SDK API Reference Manual

4.0.3.6.12 static void ECSPI\_SoftwareReset ( ECSPI\_Type \* base ) [inline], [static]

base	ECSPI base pointer
------	--------------------

## 4.0.3.6.13 static bool ECSPI\_IsMaster ( ECSPI\_Type \* base, ecspi\_channel\_source\_t channel ) [inline], [static]

## **Parameters**

base	ECSPI base pointer
channel	ECSPI channel source

## Returns

mode of channel

## 4.0.3.6.14 static void ECSPI\_EnableDMA ( ECSPI\_Type \* base, uint32\_t mask, bool enable ) [inline], [static]

## **Parameters**

base	ECSPI base pointer
source	ECSPI DMA source.
enable	True means enable DMA, false means disable DMA

## 4.0.3.6.15 static uint8\_t ECSPI\_GetTxFifoCount( ECSPI\_Type \* base) [inline], [static]

#### **Parameters**

base	ECSPI base pointer.
------	---------------------

## Returns

the number of words in Tx FIFO buffer.

## 4.0.3.6.16 static uint8\_t ECSPI\_GetRxFifoCount( ECSPI\_Type \* base ) [inline], [static]

## MCUXpresso SDK API Reference Manual

base	ECSPI base pointer.
------	---------------------

## Returns

the number of words in Rx FIFO buffer.

## 4.0.3.6.17 static void ECSPI\_SetChannelSelect ( ECSPI\_Type \* base, ecspi\_channel\_source\_t channel ) [inline], [static]

#### **Parameters**

base	ECSPI base pointer
channel	Channel source.

## 4.0.3.6.18 void ECSPI\_SetChannelConfig ( ECSPI\_Type \* base, ecspi\_channel\_source\_t channel, const ecspi\_channel\_config\_t \* config\_)

The purpose of this API is to set the channel will be use to transfer. User may use this API after instance has been initialized or before transfer start. The configuration structure #\_ecspi\_channel\_config\_ can be filled by user from scratch. After calling this API, user can select this channel as transfer channel.

#### **Parameters**

base	ECSPI base pointer
channel	Channel source.
config	Configuration struct of channel

# 4.0.3.6.19 void ECSPI\_SetBaudRate ( ECSPI\_Type \* base, uint32\_t baudRate\_Bps, uint32\_t srcClock\_Hz )

This is only used in master.

Parameters

base	ECSPI base pointer
baudRate_Bps	baud rate needed in Hz.
srcClock_Hz	ECSPI source clock frequency in Hz.

## 4.0.3.6.20 void ECSPI\_WriteBlocking ( ECSPI\_Type \* base, uint32\_t \* buffer, size\_t size )

## Note

This function blocks via polling until all bytes have been sent.

## **Parameters**

base	ECSPI base pointer
buffer	The data bytes to send
size	The number of data bytes to send

# 4.0.3.6.21 static void ECSPI\_WriteData ( ECSPI\_Type \* base, uint32\_t data ) [inline], [static]

## Parameters

base	ECSPI base pointer
data	Data needs to be write.

## 4.0.3.6.22 static uint32\_t ECSPI\_ReadData ( ECSPI\_Type \* base ) [inline], [static]

## Parameters

base	ECSPI base pointer

## Returns

Data in the register.

## 4.0.3.6.23 void ECSPI\_MasterTransferCreateHandle ( ECSPI\_Type \* base, ecspi\_master\_handle\_t \* handle, ecspi\_master\_callback\_t callback, void \* userData )

This function initializes the ECSPI master handle which can be used for other ECSPI master transactional APIs. Usually, for a specified ECSPI instance, call this API once to get the initialized handle.

## **MCUXpresso SDK API Reference Manual**

base	ECSPI peripheral base address.
handle	ECSPI handle pointer.
callback	Callback function.
userData	User data.

# 4.0.3.6.24 status\_t ECSPI\_MasterTransferBlocking ( ECSPI\_Type \* base, ecspi\_transfer\_t \* xfer )

#### **Parameters**

base	SPI base pointer
xfer	pointer to spi_xfer_config_t structure

## Return values

kStatus_Success	Successfully start a transfer.
kStatus_InvalidArgument	Input argument is invalid.

# 4.0.3.6.25 status\_t ECSPI\_MasterTransferNonBlocking ( ECSPI\_Type \* base, ecspi\_master\_handle\_t \* handle, ecspi\_transfer\_t \* xfer )

## Note

The API immediately returns after transfer initialization is finished. If ECSPI transfer data frame size is 16 bits, the transfer size cannot be an odd number.

#### Parameters

base	ECSPI peripheral base address.
handle	pointer to ecspi_master_handle_t structure which stores the transfer state
xfer	pointer to ecspi_transfer_t structure

## Return values

kStatus_Success	Successfully start a transfer.
kStatus_InvalidArgument	Input argument is invalid.
kStatus_ECSPI_Busy	ECSPI is not idle, is running another transfer.

# 4.0.3.6.26 status\_t ECSPI\_MasterTransferGetCount ( ECSPI\_Type \* base, ecspi\_master\_handle\_t \* handle, size\_t \* count )

#### Parameters

base	ECSPI peripheral base address.
handle	Pointer to ECSPI transfer handle, this should be a static variable.
count	Transferred bytes of ECSPI master.

#### Return values

kStatus_ECSPI_Success	Succeed get the transfer count.
kStatus_NoTransferIn-	There is not a non-blocking transaction currently in progress.
Progress	

# 4.0.3.6.27 void ECSPI\_MasterTransferAbort ( ECSPI\_Type \* base, ecspi\_master\_handle\_t \* handle )

#### Parameters

base	ECSPI peripheral base address.
handle	Pointer to ECSPI transfer handle, this should be a static variable.

# 4.0.3.6.28 void ECSPI\_MasterTransferHandleIRQ ( ECSPI\_Type \* base, ecspi\_master\_handle\_t \* handle )

#### Parameters

base	ECSPI peripheral base address.
------	--------------------------------

handle	pointer to ecspi_master_handle_t structure which stores the transfer state.
--------	---

## 4.0.3.6.29 void ECSPI\_SlaveTransferCreateHandle ( ECSPI\_Type \* base, ecspi\_slave\_handle\_t \* handle, ecspi\_slave\_callback\_t callback, void \* userData )

This function initializes the ECSPI slave handle which can be used for other ECSPI slave transactional APIs. Usually, for a specified ECSPI instance, call this API once to get the initialized handle.

#### **Parameters**

base	ECSPI peripheral base address.
handle	ECSPI handle pointer.
callback	Callback function.
userData	User data.

# 4.0.3.6.30 static status\_t ECSPI\_SlaveTransferNonBlocking ( ECSPI\_Type \* base, ecspi\_slave\_handle\_t \* handle, ecspi\_transfer\_t \* xfer ) [inline], [static]

Note

The API returns immediately after the transfer initialization is finished.

#### **Parameters**

base	ECSPI peripheral base address.
handle	pointer to ecspi_master_handle_t structure which stores the transfer state
xfer	pointer to ecspi_transfer_t structure

#### Return values

kStatus_Success	Successfully start a transfer.
kStatus_InvalidArgument	Input argument is invalid.
kStatus_ECSPI_Busy	ECSPI is not idle, is running another transfer.

# 4.0.3.6.31 static status\_t ECSPI\_SlaveTransferGetCount ( ECSPI\_Type \* base, ecspi\_slave\_handle\_t \* handle, size\_t \* count ) [inline], [static]

base	ECSPI peripheral base address.
handle	Pointer to ECSPI transfer handle, this should be a static variable.
count	Transferred bytes of ECSPI slave.

#### Return values

kStatus_ECSPI_Success	Succeed get the transfer count.
kStatus_NoTransferIn-	There is not a non-blocking transaction currently in progress.
Progress	

### 4.0.3.6.32 static void ECSPI\_SlaveTransferAbort ( ECSPI\_Type \* base, ecspi\_slave\_handle\_t \* handle ) [inline],[static]

#### Parameters

base	ECSPI peripheral base address.
handle	Pointer to ECSPI transfer handle, this should be a static variable.

### $\textbf{4.0.3.6.33} \quad \textbf{void} \ \textbf{ECSPI\_SlaveTransferHandleIRQ} \ ( \ \textbf{ECSPI\_Type} * \textit{base}, \ \textbf{ecspi\_slave\_handle\_t} * \\$ handle )

#### Parameters

base	ECSPI peripheral base address.
handle	pointer to ecspi_slave_handle_t structure which stores the transfer state

71

#### 4.0.4 ECSPI FreeRTOS Driver

#### 4.0.4.1 Overview

#### **Driver version**

• #define FSL\_ECSPI\_FREERTOS\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 2)) ECSPI FreeRTOS driver version 2.0.2.

### **ECSPI RTOS Operation**

- status\_t ECSPI\_RTOS\_Init (ecspi\_rtos\_handle\_t \*handle, ECSPI\_Type \*base, const ecspi\_master\_config\_t \*masterConfig, uint32\_t srcClock\_Hz)
   Initializes ECSPI.
- status\_t ECSPI\_RTOS\_Deinit (ecspi\_rtos\_handle\_t \*handle)

  Deinitializes the ECSPI.
- status\_t ECSPI\_RTOS\_Transfer (ecspi\_rtos\_handle\_t \*handle, ecspi\_transfer\_t \*transfer)

  \*Performs ECSPI transfer.

#### 4.0.4.2 Macro Definition Documentation

4.0.4.2.1 #define FSL\_ECSPI\_FREERTOS\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 2))

#### 4.0.4.3 Function Documentation

4.0.4.3.1 status\_t ECSPI\_RTOS\_Init ( ecspi\_rtos\_handle\_t \* handle, ECSPI\_Type \* base, const ecspi\_master\_config\_t \* masterConfig, uint32\_t srcClock\_Hz )

This function initializes the ECSPI module and related RTOS context.

#### **Parameters**

handle	The RTOS ECSPI handle, the pointer to an allocated space for RTOS context.	
base	e The pointer base address of the ECSPI instance to initialize.	
masterConfig	Configuration structure to set-up ECSPI in master mode.	
srcClock_Hz	Frequency of input clock of the ECSPI module.	

#### Returns

status of the operation.

#### 4.0.4.3.2 status\_t ECSPI\_RTOS\_Deinit ( ecspi\_rtos\_handle\_t \* handle )

This function deinitializes the ECSPI module and related RTOS context.

#### **MCUXpresso SDK API Reference Manual**

handle	The RTOS ECSPI handle.
--------	------------------------

# 4.0.4.3.3 status\_t ECSPI\_RTOS\_Transfer ( ecspi\_rtos\_handle\_t \* handle, ecspi\_transfer\_t \* transfer )

This function performs an ECSPI transfer according to data given in the transfer structure.

#### Parameters

handle	The RTOS ECSPI handle.
transfer	Structure specifying the transfer parameters.

#### Returns

status of the operation.

#### 4.0.5 ECSPI SDMA Driver

#### 4.0.5.1 Overview

#### **Data Structures**

• struct ecspi\_sdma\_handle\_t

ECSPI SDMA transfer handle, users should not touch the content of the handle. More...

### **Typedefs**

 typedef void(\* ecspi\_sdma\_callback\_t )(ECSPI\_Type \*base, ecspi\_sdma\_handle\_t \*handle, status-\_t status, void \*userData)

ECSPI SDMA callback called at the end of transfer.

#### **Driver version**

• #define FSL\_ECSPI\_FREERTOS\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 1)) ECSPI FreeRTOS driver version 2.0.1.

#### **DMA Transactional**

void ECSPI\_MasterTransferCreateHandleSDMA (ECSPI\_Type \*base, ecspi\_sdma\_handle\_t \*handle, ecspi\_sdma\_callback\_t callback, void \*userData, sdma\_handle\_t \*txHandle, sdma\_handle\_t \*rxHandle, uint32\_t eventSourceTx, uint32\_t eventSourceRx, uint32\_t TxChannel, uint32\_t RxChannel)

Initialize the ECSPI master SDMA handle.

void ECSPI\_SlaveTransferCreateHandleSDMA (ECSPI\_Type \*base, ecspi\_sdma\_handle\_t \*handle, ecspi\_sdma\_callback\_t callback, void \*userData, sdma\_handle\_t \*txHandle, sdma\_handle\_t \*rxHandle, uint32\_t eventSourceTx, uint32\_t eventSourceRx, uint32\_t TxChannel, uint32\_t RxChannel)

Initialize the ECSPI Slave SDMA handle.

status\_t ECSPI\_MasterTransferSDMA (ECSPI\_Type \*base, ecspi\_sdma\_handle\_t \*handle, ecspi\_transfer\_t \*xfer)

Perform a non-blocking ECSPI master transfer using SDMA.

status\_t ECSPI\_SlaveTransferSDMA (ECSPI\_Type \*base, ecspi\_sdma\_handle\_t \*handle, ecspi\_transfer\_t \*xfer)

Perform a non-blocking ECSPI slave transfer using SDMA.

- void ECSPI\_MasterTransferAbortSDMA (ECSPI\_Type \*base, ecspi\_sdma\_handle\_t \*handle) Abort a ECSPI master transfer using SDMA.
- void ECSPI\_SlaveTransferAbortSDMA (ECSPI\_Type \*base, ecspi\_sdma\_handle\_t \*handle) Abort a ECSPI slave transfer using SDMA.

#### 4.0.5.2 Data Structure Documentation

#### 4.0.5.2.1 struct ecspi\_sdma\_handle

#### **Data Fields**

• bool txInProgress

Send transfer finished.

bool rxInProgress

Receive transfer finished.

• sdma\_handle\_t \* txSdmaHandle

DMA handler for ECSPI send.

sdma\_handle\_t \* rxSdmaHandle

DMA handler for ECSPI receive.

• ecspi\_sdma\_callback\_t callback

Callback for ECSPI SDMA transfer.

void \* userData

User Data for ECSPI SDMA callback.

• uint32\_t state

Internal state of ECSPI SDMA transfer.

• uint32\_t ChannelTx

Channel for send handle.

• uint32\_t ChannelRx

Channel for receive handler.

#### 4.0.5.3 Macro Definition Documentation

- 4.0.5.3.1 #define FSL ECSPI FREERTOS DRIVER VERSION (MAKE VERSION(2, 0, 1))
- 4.0.5.4 Typedef Documentation
- 4.0.5.4.1 typedef void(\* ecspi\_sdma\_callback\_t)(ECSPI\_Type \*base, ecspi\_sdma\_handle\_t \*handle, status\_t status, void \*userData)
- 4.0.5.5 Function Documentation
- 4.0.5.5.1 void ECSPI\_MasterTransferCreateHandleSDMA ( ECSPI\_Type \* base, ecspi\_sdma\_handle\_t \* handle, ecspi\_sdma\_callback\_t callback, void \* userData, sdma\_handle\_t \* txHandle, sdma\_handle\_t \* rxHandle, uint32\_t eventSourceTx, uint32\_t eventSourceRx, uint32\_t TxChannel, uint32\_t RxChannel)

This function initializes the ECSPI master SDMA handle which can be used for other SPI master transactional APIs. Usually, for a specified ECSPI instance, user need only call this API once to get the initialized handle.

NXP Semiconductors

75

base	CSPI peripheral base address.	
handle	ECSPI handle pointer.	
callback	User callback function called at the end of a transfer.	
userData	User data for callback.	
txHandle	SDMA handle pointer for ECSPI Tx, the handle shall be static allocated by users.	
rxHandle	DMA handle pointer for ECSPI Rx, the handle shall be static allocated by users.	
eventSourceTx	event source for ECSPI send, which can be found in SDMA mapping.	
eventSourceRx	event source for ECSPI receive, which can be found in SDMA mapping.	
TxChannel	DMA channel for ECSPI send.	
RxChannel	SDMA channel for ECSPI receive.	

4.0.5.5.2 void ECSPI\_SlaveTransferCreateHandleSDMA ( ECSPI\_Type \* base, ecspi\_sdma\_handle\_t \* handle, ecspi\_sdma\_callback\_t callback, void \* userData, sdma\_handle\_t \* txHandle, sdma\_handle\_t \* rxHandle, uint32\_t eventSourceTx, uint32\_t eventSourceRx, uint32\_t TxChannel, uint32\_t RxChannel)

This function initializes the ECSPI Slave SDMA handle which can be used for other SPI Slave transactional APIs. Usually, for a specified ECSPI instance, user need only call this API once to get the initialized handle.

#### Parameters

base	ECSPI peripheral base address.
handle	ECSPI handle pointer.
callback	User callback function called at the end of a transfer.
userData	User data for callback.
txHandle	SDMA handle pointer for ECSPI Tx, the handle shall be static allocated by users.
rxHandle	SDMA handle pointer for ECSPI Rx, the handle shall be static allocated by users.
eventSourceTx	event source for ECSPI send, which can be found in SDMA mapping.
eventSourceRx	event source for ECSPI receive, which can be found in SDMA mapping.

TxChannel	SDMA channel for ECSPI send.
RxChannel	SDMA channel for ECSPI receive.

### 4.0.5.5.3 status\_t ECSPI\_MasterTransferSDMA ( ECSPI\_Type \* base, ecspi\_sdma\_handle\_t \* handle, ecspi\_transfer\_t \* xfer )

#### Note

This interface returned immediately after transfer initiates.

#### Parameters

base	ese ECSPI peripheral base address.	
handle	ECSPI SDMA handle pointer.	
xfer	Pointer to sdma transfer structure.	

#### Return values

kStatus_Success	Successfully start a transfer.
kStatus_InvalidArgument	Input argument is invalid.
kStatus_ECSPI_Busy	EECSPI is not idle, is running another transfer.

### 4.0.5.5.4 status\_t ECSPI\_SlaveTransferSDMA ( ECSPI\_Type \* base, ecspi\_sdma\_handle\_t \* handle, ecspi\_transfer\_t \* xfer )

#### Note

This interface returned immediately after transfer initiates.

#### Parameters

base	ECSPI peripheral base address.
handle	ECSPI SDMA handle pointer.
xfer	Pointer to sdma transfer structure.

77

### Return values

kStatus_Success	Successfully start a transfer.
kStatus_InvalidArgument	Input argument is invalid.
kStatus_ECSPI_Busy	EECSPI is not idle, is running another transfer.

# 4.0.5.5.5 void ECSPI\_MasterTransferAbortSDMA ( ECSPI\_Type \* base, ecspi\_sdma\_handle\_t \* handle )

### Parameters

base	ECSPI peripheral base address.
handle	ECSPI SDMA handle pointer.

# 4.0.5.5.6 void ECSPI\_SlaveTransferAbortSDMA ( ECSPI\_Type \* base, ecspi\_sdma\_handle\_t \* handle )

#### Parameters

base	ECSPI peripheral base address.
handle	ECSPI SDMA handle pointer.

### 4.0.6 GPT: General Purpose Timer

#### 4.0.6.1 Overview

The MCUXpresso SDK provides a driver for the General Purpose Timer (GPT) of MCUXpresso SDK devices.

#### 4.0.6.2 Function groups

The gpt driver supports the generation of PWM signals, input capture, and setting up the timer match conditions.

#### 4.0.6.2.1 Initialization and deinitialization

The function GPT\_Init() initializes the gpt with specified configurations. The function GPT\_GetDefault-Config() gets the default configurations. The initialization function configures the restart/free-run mode and input selection when running.

The function GPT\_Deinit() stops the timer and turns off the module clock.

### 4.0.6.3 Typical use case

#### 4.0.6.3.1 GPT interrupt example

Set up a channel to trigger a periodic interrupt after every 1 second. Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/gpt

#### **Data Structures**

• struct gpt\_config\_t

Structure to configure the running mode. More...

### **Enumerations**

```
    enum gpt_clock_source_t {
        kGPT_ClockSource_Off = 0U,
        kGPT_ClockSource_Periph = 1U,
        kGPT_ClockSource_HighFreq = 2U,
        kGPT_ClockSource_Ext = 3U,
        kGPT_ClockSource_LowFreq = 4U,
        kGPT_ClockSource_Osc = 5U }
        List of clock sources.
```

MCUXpresso SDK API Reference Manual

```
• enum gpt input capture channel t {
 kGPT_InputCapture_Channel1 = 0U,
 kGPT InputCapture Channel2 = 1U }
    List of input capture channel number.
enum gpt_input_operation_mode_t {
  kGPT InputOperation Disabled = 0U,
 kGPT_InputOperation_RiseEdge = 1U,
 kGPT_InputOperation_FallEdge = 2U,
 kGPT InputOperation BothEdge = 3U }
    List of input capture operation mode.
• enum gpt output compare channel t {
  kGPT_OutputCompare_Channel1 = 0U,
 kGPT_OutputCompare_Channel2 = 1U,
 kGPT OutputCompare Channel3 = 2U }
    List of output compare channel number.
enum gpt_output_operation_mode_t {
  kGPT_OutputOperation_Disconnected = 0U,
 kGPT_OutputOperation_Toggle = 1U,
 kGPT_OutputOperation_Clear = 2U,
 kGPT_OutputOperation_Set = 3U,
 kGPT_OutputOperation_Activelow = 4U }
    List of output compare operation mode.
enum gpt_interrupt_enable_t {
  kGPT OutputCompare1InterruptEnable = GPT IR OF1IE MASK,
 kGPT_OutputCompare2InterruptEnable = GPT_IR_OF2IE_MASK,
 kGPT_OutputCompare3InterruptEnable = GPT_IR_OF3IE_MASK,
 kGPT InputCapture1InterruptEnable = GPT IR IF1IE MASK,
 kGPT InputCapture2InterruptEnable = GPT IR IF2IE MASK,
 kGPT_RollOverFlagInterruptEnable = GPT_IR_ROVIE_MASK }
    List of GPT interrupts.
enum gpt_status_flag_t {
 kGPT OutputCompare1Flag = GPT SR OF1 MASK,
 kGPT_OutputCompare2Flag = GPT_SR_OF2_MASK,
 kGPT_OutputCompare3Flag = GPT_SR_OF3_MASK,
 kGPT_InputCapture1Flag = GPT_SR_IF1_MASK,
 kGPT_InputCapture2Flag = GPT_SR_IF2_MASK,
 kGPT_RollOverFlag = GPT_SR_ROV_MASK }
    Status flag.
```

#### **Driver version**

• #define **FSL\_GPT\_DRIVER\_VERSION** (MAKE\_VERSION(2, 0, 1))

#### Initialization and deinitialization

• void GPT\_Init (GPT\_Type \*base, const gpt\_config\_t \*initConfig)

Initialize GPT to reset state and initialize running mode.

• void GPT\_Deinit (GPT\_Type \*base)

Disables the module and gates the GPT clock.

• void GPT\_GetDefaultConfig (gpt\_config\_t \*config)

Fills in the GPT configuration structure with default settings.

#### **Software Reset**

• static void GPT\_SoftwareReset (GPT\_Type \*base) Software reset of GPT module.

#### Clock source and frequency control

- static void GPT\_SetClockSource (GPT\_Type \*base, gpt\_clock\_source\_t source)

  Set clock source of GPT.
- static gpt\_clock\_source\_t GPT\_GetClockSource (GPT\_Type \*base)

  Get clock source of GPT.
- static void GPT\_SetClockDivider (GPT\_Type \*base, uint32\_t divider)

  Set pre scaler of GPT.
- static uint32\_t GPT\_GetClockDivider (GPT\_Type \*base)

Get clock divider in GPT module.

• static void GPT\_SetOscClockDivider (GPT\_Type \*base, uint32\_t divider)

OSC 24M pre-scaler before selected by clock source.

• static uint32\_t GPT\_GetOscClockDivider (GPT\_Type \*base)

Get OSC 24M clock divider in GPT module.

### **Timer Start and Stop**

- static void GPT\_StartTimer (GPT\_Type \*base)

  Start GPT timer.
- static void GPT\_StopTimer (GPT\_Type \*base)

  Stop GPT timer.

### Read the timer period

• static uint32\_t GPT\_GetCurrentTimerCount (GPT\_Type \*base) Reads the current GPT counting value.

### **GPT Input/Output Signal Control**

- static void GPT\_SetInputOperationMode (GPT\_Type \*base, gpt\_input\_capture\_channel\_t channel, gpt\_input\_operation\_mode\_t mode)
  - Set GPT operation mode of input capture channel.
- static gpt\_input\_operation\_mode\_t GPT\_GetInputOperationMode (GPT\_Type \*base, gpt\_input\_capture\_channel\_t channel)

Get GPT operation mode of input capture channel.

#### MCUXpresso SDK API Reference Manual

• static uint32\_t GPT\_GetInputCaptureValue (GPT\_Type \*base, gpt\_input\_capture\_channel\_t channel)

Get GPT input capture value of certain channel.

• static void GPT\_SetOutputOperationMode (GPT\_Type \*base, gpt\_output\_compare\_channel\_t channel, gpt\_output\_operation\_mode\_t mode)

Set GPT operation mode of output compare channel.

• static gpt\_output\_operation\_mode\_t GPT\_GetOutputOperationMode (GPT\_Type \*base, gpt\_output\_compare\_channel\_t channel)

Get GPT operation mode of output compare channel.

• static void GPT\_SetOutputCompareValue (GPT\_Type \*base, gpt\_output\_compare\_channel\_t channel, uint32\_t value)

Set GPT output compare value of output compare channel.

• static uint32\_t GPT\_GetOutputCompareValue (GPT\_Type \*base, gpt\_output\_compare\_channel\_t channel)

Get GPT output compare value of output compare channel.

• static void GPT\_ForceOutput (GPT\_Type \*base, gpt\_output\_compare\_channel\_t channel)

Force GPT output action on output compare channel, ignoring comparator.

#### **GPT Interrupt and Status Interface**

• static void GPT\_EnableInterrupts (GPT\_Type \*base, uint32\_t mask) Enables the selected GPT interrupts.

• static void GPT DisableInterrupts (GPT Type \*base, uint32 t mask)

Disables the selected GPT interrupts.

• static uint32\_t GPT\_GetEnabledInterrupts (GPT\_Type \*base)

*Gets the enabled GPT interrupts.* 

#### Status Interface

- static uint32\_t GPT\_GetStatusFlags (GPT\_Type \*base, gpt\_status\_flag\_t flags) Get GPT status flags.
- static void GPT\_ClearStatusFlags (GPT\_Type \*base, gpt\_status\_flag\_t flags) Clears the GPT status flags.

#### 4.0.6.4 Data Structure Documentation

### 4.0.6.4.1 struct gpt\_config\_t

#### **Data Fields**

• gpt\_clock\_source\_t clockSource

clock source for GPT module.

• uint32\_t divider

*clock divider (prescaler+1) from clock source to counter.* 

bool enableFreeRun

true: FreeRun mode, false: Restart mode.

• bool enableRunInWait

GPT enabled in wait mode.

• bool enableRunInStop

GPT enabled in stop mode.

• bool enableRunInDoze

GPT enabled in doze mode.

• bool enableRunInDbg

GPT enabled in debug mode.

• bool enableMode

true: counter reset to 0 when enabled; false: counter retain its value when enabled.

#### 4.0.6.4.1.1 Field Documentation

- 4.0.6.4.1.1.1 gpt\_clock\_source\_t gpt\_config\_t::clockSource
- 4.0.6.4.1.1.2 uint32\_t gpt\_config\_t::divider
- 4.0.6.4.1.1.3 bool gpt\_config\_t::enableFreeRun
- 4.0.6.4.1.1.4 bool gpt\_config\_t::enableRunInWait
- 4.0.6.4.1.1.5 bool gpt\_config\_t::enableRunInStop
- 4.0.6.4.1.1.6 bool gpt config t::enableRunInDoze
- 4.0.6.4.1.1.7 bool gpt\_config\_t::enableRunInDbg
- 4.0.6.4.1.1.8 bool gpt\_config\_t::enableMode
- 4.0.6.5 Enumeration Type Documentation
- 4.0.6.5.1 enum gpt\_clock\_source\_t

NXP Semiconductors

83

#### Note

Actual number of clock sources is SoC dependent

#### Enumerator

```
kGPT_ClockSource_Off GPT Clock Source Off.
```

kGPT\_ClockSource\_Periph GPT Clock Source from Peripheral Clock.

kGPT\_ClockSource\_HighFreq GPT Clock Source from High Frequency Reference Clock.

kGPT\_ClockSource\_Ext GPT Clock Source from external pin.

kGPT\_ClockSource\_LowFreq GPT Clock Source from Low Frequency Reference Clock.

kGPT\_ClockSource\_Osc GPT Clock Source from Crystal oscillator.

### 4.0.6.5.2 enum gpt\_input\_capture\_channel\_t

#### Enumerator

```
kGPT_InputCapture_Channel1 GPT Input Capture Channel1.kGPT_InputCapture_Channel2 GPT Input Capture Channel2.
```

#### 4.0.6.5.3 enum gpt\_input\_operation\_mode\_t

#### Enumerator

```
kGPT_InputOperation_Disabled Don't capture.
```

kGPT\_InputOperation\_RiseEdge Capture on rising edge of input pin.

kGPT\_InputOperation\_FallEdge Capture on falling edge of input pin.

kGPT\_InputOperation\_BothEdge Capture on both edges of input pin.

#### 4.0.6.5.4 enum gpt\_output\_compare\_channel\_t

#### Enumerator

```
kGPT OutputCompare Channel1 Output Compare Channel1.
```

kGPT\_OutputCompare\_Channel2 Output Compare Channel2.

kGPT\_OutputCompare\_Channel3 Output Compare Channel3.

#### 4.0.6.5.5 enum gpt\_output\_operation\_mode\_t

#### Enumerator

```
kGPT_OutputOperation_Disconnected Don't change output pin. kGPT_OutputOperation_Toggle Toggle output pin.
```

#### MCUXpresso SDK API Reference Manual

kGPT OutputOperation Clear Set output pin low. kGPT\_OutputOperation\_Set Set output pin high.

kGPT\_OutputOperation\_Activelow Generate a active low pulse on output pin.

#### 4.0.6.5.6 enum gpt interrupt enable t

#### Enumerator

kGPT\_OutputCompare1InterruptEnable Output Compare Channel1 interrupt enable.

kGPT\_OutputCompare2InterruptEnable Output Compare Channel2 interrupt enable.

kGPT OutputCompare3InterruptEnable Output Compare Channel3 interrupt enable.

kGPT\_InputCapture1InterruptEnable Input Capture Channel1 interrupt enable.

kGPT\_InputCapture2InterruptEnable Input Capture Channel1 interrupt enable.

kGPT RollOverFlagInterruptEnable Counter rolled over interrupt enable.

#### 4.0.6.5.7 enum gpt\_status\_flag\_t

#### Enumerator

*kGPT\_OutputCompare1Flag* Output compare channel 1 event.

kGPT OutputCompare2Flag Output compare channel 2 event.

kGPT\_OutputCompare3Flag Output compare channel 3 event.

kGPT\_InputCapture1Flag Input Capture channel 1 event.

kGPT InputCapture2Flag Input Capture channel 2 event.

kGPT\_RollOverFlag Counter reaches maximum value and rolled over to 0 event.

#### 4.0.6.6 Function Documentation

#### 4.0.6.6.1 void GPT\_Init ( GPT\_Type \* base, const gpt\_config\_t \* initConfig )

#### **Parameters**

bas	GPT peripheral base address.
initConf	GPT mode setting configuration.

### 4.0.6.6.2 void GPT\_Deinit ( GPT\_Type \* base )

MCUXpresso SDK API Reference Manual **NXP Semiconductors** 85

base	GPT peripheral base address.
------	------------------------------

#### 4.0.6.6.3 void GPT GetDefaultConfig ( gpt\_config\_t \* config\_)

The default values are:

```
* config->clockSource = kGPT_ClockSource_Periph;
config->divider = 1U;
config->enableRunInStop = true;
config->enableRunInWait = true;
config->enableRunInDoze = false;
config->enableRunInDbg = false;
config->enableFreeRun = true;
config->enableMode = true;
```

#### **Parameters**

config	Pointer to the user configuration structure.
--------	--

### 4.0.6.6.4 static void GPT\_SoftwareReset ( GPT\_Type \* base ) [inline], [static]

#### **Parameters**

base	GPT peripheral base address.

# 4.0.6.6.5 static void GPT\_SetClockSource ( GPT\_Type \* base, gpt\_clock\_source\_t source ) [inline], [static]

#### **Parameters**

base	GPT peripheral base address.
source	Clock source (see <a href="mailto:gpt_clock_source_t">gpt_clock_source_t</a> typedef enumeration).

### 4.0.6.6.6 static gpt\_clock\_source\_t GPT\_GetClockSource ( GPT\_Type \* base ) [inline], [static]

base	GPT peripheral base address.
------	------------------------------

#### Returns

clock source (see <a href="mailto:gpt\_clock\_source\_t">gpt\_clock\_source\_t</a> typedef enumeration).

# 4.0.6.6.7 static void GPT\_SetClockDivider ( GPT\_Type \* base, uint32\_t divider ) [inline], [static]

#### Parameters

base	GPT peripheral base address.
divider	Divider of GPT (1-4096).

### 4.0.6.6.8 static uint32\_t GPT\_GetClockDivider ( GPT\_Type \* base ) [inline], [static]

#### **Parameters**

base	GPT peripheral base address.
------	------------------------------

#### Returns

clock divider in GPT module (1-4096).

# 4.0.6.6.9 static void GPT\_SetOscClockDivider ( GPT\_Type \* base, uint32\_t divider ) [inline], [static]

#### Parameters

base	GPT peripheral base address.
divider	OSC Divider(1-16).

### 4.0.6.6.10 static uint32\_t GPT\_GetOscClockDivider(GPT\_Type \* base) [inline], [static]

### MCUXpresso SDK API Reference Manual

base	GPT peripheral base address.
------	------------------------------

#### Returns

OSC clock divider in GPT module (1-16).

### 4.0.6.6.11 static void GPT\_StartTimer ( GPT\_Type \* base ) [inline], [static]

#### **Parameters**

base	GPT peripheral base address.
------	------------------------------

### 4.0.6.6.12 static void GPT\_StopTimer(GPT\_Type \* base) [inline], [static]

#### **Parameters**

base	GPT peripheral base address.
------	------------------------------

# 4.0.6.6.13 static uint32\_t GPT\_GetCurrentTimerCount ( GPT\_Type \* base ) [inline], [static]

#### Parameters

base	GPT peripheral base address.
------	------------------------------

#### Returns

Current GPT counter value.

# 4.0.6.6.14 static void GPT\_SetInputOperationMode ( GPT\_Type \* base, gpt\_input\_capture\_channel\_t channel, gpt\_input\_operation\_mode\_t mode ) [inline], [static]

base	GPT peripheral base address.
channel	GPT capture channel (see gpt_input_capture_channel_t typedef enumeration).
mode	GPT input capture operation mode (see gpt_input_operation_mode_t typedef enumeration).

# 4.0.6.6.15 static gpt\_input\_operation\_mode\_t GPT\_GetInputOperationMode ( GPT\_Type \* base, gpt\_input\_capture\_channel\_t channel) [inline], [static]

#### **Parameters**

base	GPT peripheral base address.
channel	GPT capture channel (see gpt_input_capture_channel_t typedef enumeration).

#### Returns

GPT input capture operation mode (see <a href="mailto:gpt\_input\_operation\_mode\_t">gpt\_input\_operation\_mode\_t</a> typedef enumeration).

# 4.0.6.6.16 static uint32\_t GPT\_GetInputCaptureValue ( GPT\_Type \* base, gpt\_input\_capture\_channel\_t channel ) [inline], [static]

#### **Parameters**

base	GPT peripheral base address.
channel	GPT capture channel (see gpt_input_capture_channel_t typedef enumeration).

#### Returns

GPT input capture value.

# 4.0.6.6.17 static void GPT\_SetOutputOperationMode ( GPT\_Type \* base, gpt\_output\_compare\_channel\_t channel, gpt\_output\_operation\_mode\_t mode ) [inline], [static]

NXP Semiconductors

89

base	GPT peripheral base address.
channel	GPT output compare channel (see <a href="mailto:gpt_output_compare_channel_t">gpt_output_compare_channel_t</a> typedef enumeration).
mode	GPT output operation mode (see gpt_output_operation_mode_t typedef enumeration).

# 4.0.6.6.18 static gpt\_output\_operation\_mode\_t GPT\_GetOutputOperationMode ( GPT\_Type \* base, gpt\_output\_compare\_channel\_t channel ) [inline], [static]

#### **Parameters**

base	GPT peripheral base address.
channel	GPT output compare channel (see gpt_output_compare_channel_t typedef enumeration).

#### Returns

GPT output operation mode (see <a href="mailto:gpt\_output\_operation\_mode\_t">gpt\_output\_operation\_mode\_t</a> typedef enumeration).

# 4.0.6.6.19 static void GPT\_SetOutputCompareValue ( GPT\_Type \* base, gpt\_output\_compare\_channel\_t channel, uint32\_t value ) [inline], [static]

#### **Parameters**

base	GPT peripheral base address.
channel	GPT output compare channel (see gpt_output_compare_channel_t typedef enumera-
	tion).
value	GPT output compare value.

# 4.0.6.6.20 static uint32\_t GPT\_GetOutputCompareValue ( GPT\_Type \* base, gpt\_output\_compare\_channel\_t channel ) [inline], [static]

**MCUXpresso SDK API Reference Manual** 

base	GPT peripheral base address.
channel	GPT output compare channel (see <a href="mailto:gpt_output_compare_channel_t">gpt_output_compare_channel_t</a> typedef enumeration).

#### Returns

GPT output compare value.

# 4.0.6.6.21 static void GPT\_ForceOutput ( GPT\_Type \* base, gpt\_output\_compare\_channel\_t channel ) [inline], [static]

#### **Parameters**

base	GPT peripheral base address.
channel	GPT output compare channel (see gpt_output_compare_channel_t typedef enumera-
	tion).

# 4.0.6.6.22 static void GPT\_EnableInterrupts ( GPT\_Type \* base, uint32\_t mask ) [inline], [static]

#### Parameters

base	GPT peripheral base address.
mask	The interrupts to enable. This is a logical OR of members of the enumeration gpt
	interrupt_enable_t

# 4.0.6.6.23 static void GPT\_DisableInterrupts ( GPT\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	GPT peripheral base address
------	-----------------------------

MCUXpresso SDK API Reference Manual

mask The interrupts to disable. This is a logical OR of members of the enumeration gpt\_interrupt\_enable\_t

# 4.0.6.6.24 static uint32\_t GPT\_GetEnabledInterrupts ( GPT\_Type \* base ) [inline], [static]

#### **Parameters**

base	GPT peripheral base address

#### Returns

The enabled interrupts. This is the logical OR of members of the enumeration gpt\_interrupt\_enable\_t

# 4.0.6.6.25 static uint32\_t GPT\_GetStatusFlags ( GPT\_Type \* base, gpt\_status\_flag\_t flags ) [inline], [static]

#### **Parameters**

base	GPT peripheral base address.
flags	GPT status flag mask (see gpt_status_flag_t for bit definition).

#### Returns

GPT status, each bit represents one status flag.

# 4.0.6.6.26 static void GPT\_ClearStatusFlags ( GPT\_Type \* base, gpt\_status\_flag\_t flags ) [inline], [static]

#### **Parameters**

base	GPT peripheral base address.
flags	GPT status flag mask (see gpt_status_flag_t for bit definition).

### 4.0.7 GPIO: General-Purpose Input/Output Driver

### 4.0.7.1 **Overview**

### **Modules**

• GPIO Driver

#### 4.0.8 GPIO Driver

#### 4.0.8.1 Overview

The MCUXpresso SDK provides a peripheral driver for the General-Purpose Input/Output (GPIO) module of MCUXpresso SDK devices.

#### 4.0.8.2 Typical use case

#### 4.0.8.2.1 Input Operation

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/gpio

#### **Data Structures**

• struct gpio\_pin\_config\_t

GPIO Init structure definition. More...

#### **Enumerations**

```
    enum gpio_pin_direction_t {
        kGPIO_DigitalInput = 0U,
        kGPIO_DigitalOutput = 1U }
        GPIO direction definition.
    enum gpio_interrupt_mode_t {
        kGPIO_NoIntmode = 0U,
        kGPIO_IntLowLevel = 1U,
        kGPIO_IntHighLevel = 2U,
        kGPIO_IntRisingEdge = 3U,
        kGPIO_IntFallingEdge = 4U,
        kGPIO_IntRisingOrFallingEdge = 5U }
        GPIO interrupt mode definition.
```

#### **Driver version**

• #define FSL\_GPIO\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 3)) GPIO driver version 2.0.3.

#### **GPIO Initialization and Configuration functions**

• void GPIO\_PinInit (GPIO\_Type \*base, uint32\_t pin, const gpio\_pin\_config\_t \*Config)

Initializes the GPIO peripheral according to the specified parameters in the initConfig.

#### **GPIO Reads and Write Functions**

• void GPIO\_PinWrite (GPIO\_Type \*base, uint32\_t pin, uint8\_t output)

*Sets the output level of the individual GPIO pin to logic 1 or 0.* 

• static void GPIO\_WritePinOutput (GPIO\_Type \*base, uint32\_t pin, uint8\_t output)

Sets the output level of the individual GPIO pin to logic 1 or 0.

• static void GPIO\_PortSet (GPIO\_Type \*base, uint32\_t mask)

Sets the output level of the multiple GPIO pins to the logic 1.

• static void GPIO\_SetPinsOutput (GPIO\_Type \*base, uint32\_t mask)

Sets the output level of the multiple GPIO pins to the logic 1.

• static void GPIO\_PortClear (GPIO\_Type \*base, uint32\_t mask)

*Sets the output level of the multiple GPIO pins to the logic 0.* 

• static void GPIO\_ClearPinsOutput (GPIO\_Type \*base, uint32\_t mask)

*Sets the output level of the multiple GPIO pins to the logic 0.* 

• static void GPIO\_PortToggle (GPIO\_Type \*base, uint32\_t mask)

Reverses the current output logic of the multiple GPIO pins.

• static uint32\_t GPIO\_PinRead (GPIO\_Type \*base, uint32\_t pin)

Reads the current input value of the GPIO port.

• static uint32\_t GPIO\_ReadPinInput (GPIO\_Type \*base, uint32\_t pin)

Reads the current input value of the GPIO port.

#### **GPIO Reads Pad Status Functions**

• static uint8\_t GPIO\_PinReadPadStatus (GPIO\_Type \*base, uint32\_t pin)

Reads the current GPIO pin pad status.

• static uint8\_t GPIO\_ReadPadStatus (GPIO\_Type \*base, uint32\_t pin)

Reads the current GPIO pin pad status.

### Interrupts and flags management functions

 void GPIO\_PinSetInterruptConfig (GPIO\_Type \*base, uint32\_t pin, gpio\_interrupt\_mode\_t pin-InterruptMode)

Sets the current pin interrupt mode.

• static void GPIO\_SetPinInterruptConfig (GPIO\_Type \*base, uint32\_t pin, gpio\_interrupt\_mode\_t pinInterruptMode)

Sets the current pin interrupt mode.

• static void GPIO\_PortEnableInterrupts (GPIO\_Type \*base, uint32\_t mask)

Enables the specific pin interrupt.

• static void GPIO\_EnableInterrupts (GPIO\_Type \*base, uint32\_t mask)

*Enables the specific pin interrupt.* 

• static void GPIO\_PortDisableInterrupts (GPIO\_Type \*base, uint32\_t mask)

Disables the specific pin interrupt.

• static void GPIO\_DisableInterrupts (GPIO\_Type \*base, uint32\_t mask)

Disables the specific pin interrupt.

• static uint32\_t GPIO\_PortGetInterruptFlags (GPIO\_Type \*base)

Reads individual pin interrupt status.

• static uint32\_t GPIO\_GetPinsInterruptFlags (GPIO\_Type \*base)

Reads individual pin interrupt status.

• static void GPIO\_PortClearInterruptFlags (GPIO\_Type \*base, uint32\_t mask)

Clears pin interrupt flag.
 static void GPIO\_ClearPinsInterruptFlags (GPIO\_Type \*base, uint32\_t mask)
 Clears pin interrupt flag.

#### 4.0.8.3 Data Structure Documentation

#### 4.0.8.3.1 struct gpio\_pin\_config\_t

#### **Data Fields**

- gpio\_pin\_direction\_t direction Specifies the pin direction.
- uint8\_t outputLogic

Set a default output logic, which has no use in input.

• gpio\_interrupt\_mode\_t interruptMode

Specifies the pin interrupt mode, a value of gpio\_interrupt\_mode\_t.

#### 4.0.8.3.1.1 Field Documentation

4.0.8.3.1.1.1 gpio\_pin\_direction\_t gpio pin config t::direction

4.0.8.3.1.1.2 gpio\_interrupt\_mode\_t gpio pin config t::interruptMode

#### 4.0.8.4 Macro Definition Documentation

4.0.8.4.1 #define FSL\_GPIO\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 3))

#### 4.0.8.5 Enumeration Type Documentation

#### 4.0.8.5.1 enum gpio\_pin\_direction\_t

#### Enumerator

kGPIO\_DigitalInput Set current pin as digital input.kGPIO\_DigitalOutput Set current pin as digital output.

#### 4.0.8.5.2 enum gpio\_interrupt\_mode\_t

#### Enumerator

**kGPIO\_NoIntmode** Set current pin general IO functionality.

kGPIO IntLowLevel Set current pin interrupt is low-level sensitive.

kGPIO\_IntHighLevel Set current pin interrupt is high-level sensitive.

kGPIO IntRisingEdge Set current pin interrupt is rising-edge sensitive.

kGPIO IntFallingEdge Set current pin interrupt is falling-edge sensitive.

**kGPIO\_IntRisingOrFallingEdge** Enable the edge select bit to override the ICR register's configuration.

### 4.0.8.6 Function Documentation

4.0.8.6.1 void GPIO\_PinInit ( GPIO\_Type \* base, uint32\_t pin, const gpio\_pin\_config\_t \* Config )

base	GPIO base pointer.
pin	Specifies the pin number
initConfig	pointer to a gpio_pin_config_t structure that contains the configuration information.

### 4.0.8.6.2 void GPIO\_PinWrite ( GPIO\_Type \* base, uint32\_t pin, uint8\_t output )

#### Parameters

base	GPIO base pointer.
pin	GPIO port pin number.
output	<ul> <li>GPIOpin output logic level.</li> <li>0: corresponding pin output low-logic level.</li> <li>1: corresponding pin output high-logic level.</li> </ul>

4.0.8.6.3 static void GPIO\_WritePinOutput ( GPIO\_Type \* base, uint32\_t pin, uint8\_t output ) [inline], [static]

4.0.8.6.4 static void GPIO\_PortSet ( GPIO\_Type \* base, uint32\_t mask ) [inline], [static]

#### Parameters

base	GPIO peripheral base pointer (GPIO1, GPIO2, GPIO3, and so on.)
mask	GPIO pin number macro

4.0.8.6.5 static void GPIO\_SetPinsOutput ( GPIO\_Type \* base, uint32\_t mask ) [inline], [static]

4.0.8.6.6 static void GPIO\_PortClear ( GPIO\_Type \* base, uint32\_t mask ) [inline], [static]

#### Parameters

base	GPIO peripheral base pointer (GPIO1, GPIO2, GPIO3, and so on.)
mask	GPIO pin number macro

# 4.0.8.6.7 static void GPIO\_ClearPinsOutput ( GPIO\_Type \* base, uint32\_t mask ) [inline], [static]

# 4.0.8.6.8 static void GPIO\_PortToggle ( GPIO\_Type \* base, uint32\_t mask ) [inline], [static]

#### Parameters

base	GPIO peripheral base pointer (GPIO1, GPIO2, GPIO3, and so on.)
mask	GPIO pin number macro

## 4.0.8.6.9 static uint32\_t GPIO\_PinRead ( GPIO\_Type \* base, uint32\_t pin ) [inline], [static]

#### **Parameters**

base	GPIO base pointer.
pin	GPIO port pin number.

#### Return values

GPIO	port input value.
------	-------------------

- 4.0.8.6.10 static uint32\_t GPIO\_ReadPinInput ( GPIO\_Type \* base, uint32\_t pin ) [inline], [static]
- 4.0.8.6.11 static uint8\_t GPIO\_PinReadPadStatus ( GPIO\_Type \* base, uint32\_t pin ) [inline], [static]

#### Parameters

base	GPIO base pointer.

MCUXpresso SDK API Reference Manual

pin	GPIO port pin number.

#### Return values

GPIO	pin pad status value.

- 4.0.8.6.12 static uint8\_t GPIO\_ReadPadStatus ( GPIO\_Type \* base, uint32\_t pin ) [inline], [static]
- 4.0.8.6.13 void GPIO\_PinSetInterruptConfig ( GPIO\_Type \* base, uint32\_t pin, gpio\_interrupt\_mode\_t pinInterruptMode )

#### **Parameters**

base	GPIO base pointer.
pin	GPIO port pin number.
pininterrupt- Mode	pointer to a gpio_interrupt_mode_t structure that contains the interrupt mode information.

- 4.0.8.6.14 static void GPIO\_SetPinInterruptConfig ( GPIO\_Type \* base, uint32\_t pin, gpio\_interrupt\_mode\_t pinInterruptMode ) [inline], [static]
- 4.0.8.6.15 static void GPIO\_PortEnableInterrupts ( GPIO\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	GPIO base pointer.
mask	GPIO pin number macro.

# 4.0.8.6.16 static void GPIO\_EnableInterrupts ( GPIO\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	GPIO base pointer.
mask	GPIO pin number macro.

# 4.0.8.6.17 static void GPIO\_PortDisableInterrupts ( GPIO\_Type \* base, uint32\_t mask ) [inline], [static]

#### Parameters

base	GPIO base pointer.
mask	GPIO pin number macro.

# 4.0.8.6.18 static void GPIO\_DisableInterrupts ( GPIO\_Type \* base, uint32\_t mask ) [inline], [static]

### 4.0.8.6.19 static uint32\_t GPIO\_PortGetInterruptFlags ( GPIO\_Type \* base ) [inline], [static]

#### **Parameters**

base	GPIO base pointer.
------	--------------------

#### Return values

current	pin interrupt status flag.

# 4.0.8.6.20 static uint32\_t GPIO\_GetPinsInterruptFlags ( GPIO\_Type \* base ) [inline], [static]

#### **Parameters**

	base	GPIO base pointer.
--	------	--------------------

### Return values

current	pin interrupt status flag.
	F

MCUXpresso SDK API Reference Manual

# 4.0.8.6.21 static void GPIO\_PortClearInterruptFlags ( GPIO\_Type \* base, uint32\_t mask ) [inline], [static]

Status flags are cleared by writing a 1 to the corresponding bit position.

base	GPIO base pointer.
mask	GPIO pin number macro.

# 4.0.8.6.22 static void GPIO\_ClearPinsInterruptFlags ( GPIO\_Type \* base, uint32\_t mask ) [inline], [static]

Status flags are cleared by writing a 1 to the corresponding bit position.

### Parameters

base	GPIO base pointer.
mask	GPIO pin number macro.

### 4.0.9 I2C: Inter-Integrated Circuit Driver

### 4.0.9.1 **Overview**

### **Modules**

- I2C DriverI2C FreeRTOS Driver

#### 4.0.10 I2C Driver

#### 4.0.10.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Inter-Integrated Circuit (I2C) module of MC-UXpresso SDK devices.

The I2C driver includes functional APIs and transactional APIs.

Functional APIs target the low-level APIs. Functional APIs can be used for the I2C master/slave initialization/configuration/operation for optimization/customization purpose. Using the functional APIs requires knowing the I2C master peripheral and how to organize functional APIs to meet the application requirements. The I2C functional operation groups provide the functional APIs set.

Transactional APIs target the high-level APIs. The transactional APIs can be used to enable the peripheral quickly and also in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are critical requirements, see the transactional API implementation and write custom code using the functional APIs or accessing the hardware registers.

Transactional APIs support asynchronous transfer. This means that the functions I2C\_MasterTransfer-NonBlocking() set up the interrupt non-blocking transfer. When the transfer completes, the upper layer is notified through a callback function with the status.

# 4.0.10.2 Typical use case

#### 4.0.10.2.1 Master Operation in functional method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/i2c

#### 4.0.10.2.2 Master Operation in interrupt transactional method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/i2c

#### 4.0.10.2.3 Slave Operation in functional method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/i2c

#### 4.0.10.2.4 Slave Operation in interrupt transactional method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/i2c

#### **Data Structures**

• struct i2c\_master\_config\_t

I2C master user configuration. More...

```
    struct i2c_master_transfer_t
        I2C master transfer structure. More...
    struct i2c_master_handle_t
        I2C master handle structure. More...
    struct i2c_slave_config_t
        I2C slave user configuration. More...
    struct i2c_slave_transfer_t
        I2C slave transfer structure. More...
    struct i2c_slave_handle_t
        I2C slave handle structure. More...
```

#### **Macros**

#define I2C\_RETRY\_TIMES 0U /\* Define to zero means keep waiting until the flag is assert/deassert. \*/
 Retry times for waiting flag.

# **Typedefs**

- typedef void(\* i2c\_master\_transfer\_callback\_t )(I2C\_Type \*base, i2c\_master\_handle\_t \*handle, status\_t status, void \*userData)

  I2C master transfer callback typedef.
- typedef void(\* i2c\_slave\_transfer\_callback\_t )(I2C\_Type \*base, i2c\_slave\_transfer\_t \*xfer, void \*userData)

I2C slave transfer callback typedef.

#### **Enumerations**

```
    enum {

 kStatus_I2C_Busy = MAKE_STATUS(kStatusGroup_I2C, 0),
 kStatus_I2C_Idle = MAKE_STATUS(kStatusGroup_I2C, 1),
 kStatus I2C Nak = MAKE STATUS(kStatusGroup I2C, 2),
 kStatus_I2C_ArbitrationLost = MAKE_STATUS(kStatusGroup_I2C, 3),
 kStatus_I2C_Timeout = MAKE_STATUS(kStatusGroup_I2C, 4),
 kStatus_I2C_Addr_Nak = MAKE_STATUS(kStatusGroup_I2C, 5) }
    I2C status return codes.
enum _i2c_flags {
 kI2C ReceiveNakFlag = I2C I2SR RXAK MASK,
 kI2C_IntPendingFlag = I2C_I2SR_IIF_MASK,
 kI2C_TransferDirectionFlag = I2C_I2SR_SRW_MASK,
 kI2C ArbitrationLostFlag = I2C I2SR IAL MASK,
 kI2C_BusBusyFlag = I2C_I2SR_IBB_MASK,
 kI2C_AddressMatchFlag = I2C_I2SR_IAAS_MASK,
 kI2C_TransferCompleteFlag = I2C_I2SR_ICF_MASK }
    I2C peripheral flags.

    enum _i2c_interrupt_enable { kI2C_GlobalInterruptEnable = I2C_I2CR_IIEN_MASK }
```

```
I2C feature interrupt source.
   • enum i2c direction t {
      kI2C_Write = 0x0U,
     kI2C_Read = 0x1U
        The direction of master and slave transfers.
   • enum i2c master transfer flags {
      kI2C_TransferDefaultFlag = 0x0U,
     kI2C_TransferNoStartFlag = 0x1U,
     kI2C_TransferRepeatedStartFlag = 0x2U,
     kI2C TransferNoStopFlag = 0x4U }
        I2C transfer control flag.
   enum i2c_slave_transfer_event_t {
     kI2C_SlaveAddressMatchEvent = 0x01U,
     kI2C SlaveTransmitEvent = 0x02U,
     kI2C_SlaveReceiveEvent = 0x04U,
     kI2C_SlaveTransmitAckEvent = 0x08U,
     kI2C_SlaveCompletionEvent = 0x20U,
     kI2C SlaveAllEvents }
        Set of events sent to the callback for nonblocking slave transfers.
Driver version
   • #define FSL I2C DRIVER VERSION (MAKE VERSION(2, 0, 5))
        I2C driver version 2.0.5.
Initialization and deinitialization
   • void I2C_MasterInit (I2C_Type *base, const i2c_master_config_t *masterConfig, uint32_t src-
      Clock Hz)
        Initializes the I2C peripheral.
   • void I2C_MasterDeinit (I2C_Type *base)
        De-initializes the I2C master peripheral.

    void I2C_MasterGetDefaultConfig (i2c_master_config_t *masterConfig)

        Sets the I2C master configuration structure to default values.
   • void I2C_SlaveInit (I2C_Type *base, const i2c_slave_config_t *slaveConfig)
        Initializes the I2C peripheral.
   • void I2C_SlaveDeinit (I2C_Type *base)
        De-initializes the I2C slave peripheral.
```

#### **Status**

• static uint32\_t I2C\_MasterGetStatusFlags (I2C\_Type \*base) Gets the I2C status flags.

• static void I2C\_Enable (I2C\_Type \*base, bool enable)

Enables or disables the I2C peripheral operation.

• void I2C\_SlaveGetDefaultConfig (i2c\_slave\_config\_t \*slaveConfig)

Sets the I2C slave configuration structure to default values.

#### MCUXpresso SDK API Reference Manual

- static void I2C MasterClearStatusFlags (I2C Type \*base, uint32 t statusMask) Clears the I2C status flag state.
- static uint32\_t I2C\_SlaveGetStatusFlags (I2C\_Type \*base)

Gets the I2C status flags.

• static void I2C\_SlaveClearStatusFlags (I2C\_Type \*base, uint32\_t statusMask) Clears the I2C status flag state.

# Interrupts

- void I2C\_EnableInterrupts (I2C\_Type \*base, uint32\_t mask) Enables I2C interrupt requests.
- void I2C DisableInterrupts (I2C Type \*base, uint32 t mask) Disables I2C interrupt requests.

# **Bus Operations**

- void I2C\_MasterSetBaudRate (I2C\_Type \*base, uint32\_t baudRate\_Bps, uint32\_t srcClock\_Hz) Sets the I2C master transfer baud rate.
- status t I2C MasterStart (I2C Type \*base, uint8 t address, i2c direction t direction) Sends a START on the I2C bus.
- status\_t I2C\_MasterStop (I2C\_Type \*base)

Sends a STOP signal on the I2C bus.

- status\_t I2C\_MasterRepeatedStart (I2C\_Type \*base, uint8\_t address, i2c\_direction t direction) Sends a REPEATED START on the I2C bus.
- status\_t I2C\_MasterWriteBlocking (I2C\_Type \*base, const uint8\_t \*txBuff, size\_t txSize, uint32\_t flags)

Performs a polling send transaction on the I2C bus.

- status\_t I2C\_MasterReadBlocking (I2C\_Type \*base, uint8\_t \*rxBuff, size\_t rxSize, uint32\_t flags) Performs a polling receive transaction on the I2C bus.
- status t I2C SlaveWriteBlocking (I2C Type \*base, const uint8 t \*txBuff, size t txSize) Performs a polling send transaction on the I2C bus.
- status\_t I2C\_SlaveReadBlocking (I2C\_Type \*base, uint8\_t \*rxBuff, size\_t rxSize) Performs a polling receive transaction on the I2C bus.
- status\_t I2C\_MasterTransferBlocking (I2C\_Type \*base, i2c\_master\_transfer\_t \*xfer) Performs a master polling transfer on the I2C bus.

#### **Transactional**

- void I2C\_MasterTransferCreateHandle (I2C\_Type \*base, i2c\_master\_handle\_t \*handle, i2c\_master transfer callback t callback, void \*userData)
  - *Initializes the I2C handle which is used in transactional functions.*
- status t I2C MasterTransferNonBlocking (I2C Type \*base, i2c master handle t \*handle, i2c master\_transfer\_t \*xfer)

Performs a master interrupt non-blocking transfer on the I2C bus.

• status t I2C MasterTransferGetCount (I2C Type \*base, i2c master handle t \*handle, size t \*count)

Gets the master transfer status during a interrupt non-blocking transfer.

• status\_t I2C\_MasterTransferAbort (I2C\_Type \*base, i2c\_master\_handle\_t \*handle)

Aborts an interrupt non-blocking transfer early.

• void I2C\_MasterTransferHandleIRQ (I2C\_Type \*base, void \*i2cHandle)

*Master interrupt handler.* 

• void I2C\_SlaveTransferCreateHandle (I2C\_Type \*base, i2c\_slave\_handle\_t \*handle, i2c\_slave\_transfer\_callback\_t callback, void \*userData)

*Initializes the I2C handle which is used in transactional functions.* 

• status\_t I2C\_SlaveTransferNonBlocking (I2C\_Type \*base, i2c\_slave\_handle\_t \*handle, uint32\_t eventMask)

Starts accepting slave transfers.

- void I2C\_SlaveTransferAbort (I2C\_Type \*base, i2c\_slave\_handle\_t \*handle)

  Aborts the slave transfer.
- status\_t I2C\_SlaveTransferGetCount (I2C\_Type \*base, i2c\_slave\_handle\_t \*handle, size\_t \*count)

  Gets the slave transfer remaining bytes during a interrupt non-blocking transfer.
- void I2C\_SlaveTransferHandleIRQ (I2C\_Type \*base, void \*i2cHandle)

  Slave interrupt handler.

#### 4.0.10.3 Data Structure Documentation

### 4.0.10.3.1 struct i2c\_master\_config\_t

#### **Data Fields**

bool enableMaster

Enables the I2C peripheral at initialization time.

• uint32\_t baudRate\_Bps

Baud rate configuration of I2C peripheral.

#### 4.0.10.3.1.1 Field Documentation

4.0.10.3.1.1.1 bool i2c\_master\_config\_t::enableMaster

4.0.10.3.1.1.2 uint32 t i2c master config t::baudRate Bps

4.0.10.3.2 struct i2c\_master\_transfer\_t

### **Data Fields**

• uint32 t flags

A transfer flag which controls the transfer.

• uint8 t slaveAddress

7-bit slave address.

• i2c direction t direction

A transfer direction, read or write.

• uint32 t subaddress

A sub address.

• uint8 t subaddressSize

A size of the command buffer.

• uint8\_t \*volatile data

A transfer buffer.

volatile size\_t dataSize

# MCUXpresso SDK API Reference Manual

#### A transfer size.

#### 4.0.10.3.2.1 Field Documentation

4.0.10.3.2.1.1 uint32\_t i2c\_master\_transfer\_t::flags

4.0.10.3.2.1.2 uint8\_t i2c\_master\_transfer\_t::slaveAddress

4.0.10.3.2.1.3 i2c\_direction\_t i2c\_master\_transfer\_t::direction

4.0.10.3.2.1.4 uint32\_t i2c\_master\_transfer\_t::subaddress

Transferred MSB first.

4.0.10.3.2.1.5 uint8 t i2c master transfer t::subaddressSize

4.0.10.3.2.1.6 uint8\_t\* volatile i2c\_master\_transfer\_t::data

4.0.10.3.2.1.7 volatile size\_t i2c\_master\_transfer\_t::dataSize

4.0.10.3.3 struct \_i2c\_master\_handle

I2C master handle typedef.

#### **Data Fields**

• i2c\_master\_transfer\_t transfer

*I2C master transfer copy.* 

• size\_t transferSize

Total bytes to be transferred.

• uint8\_t state

A transfer state maintained during transfer.

• i2c\_master\_transfer\_callback\_t completionCallback

A callback function called when the transfer is finished.

void \* userData

A callback parameter passed to the callback function.

# 4.0.10.3.3.1 Field Documentation

4.0.10.3.3.1.1 i2c\_master\_transfer\_t i2c\_master\_handle\_t::transfer

4.0.10.3.3.1.2 size t i2c master handle t::transferSize

4.0.10.3.3.1.3 uint8\_t i2c\_master\_handle\_t::state

4.0.10.3.3.1.4 i2c\_master\_transfer\_callback\_t i2c\_master\_handle\_t::completionCallback

4.0.10.3.3.1.5 void\* i2c\_master\_handle\_t::userData

4.0.10.3.4 struct i2c\_slave\_config\_t

#### **Data Fields**

• bool enableSlave

Enables the I2C peripheral at initialization time.

• uint16 t slaveAddress

A slave address configuration.

#### 4.0.10.3.4.1 Field Documentation

4.0.10.3.4.1.1 bool i2c\_slave\_config\_t::enableSlave

4.0.10.3.4.1.2 uint16 t i2c slave config t::slaveAddress

4.0.10.3.5 struct i2c\_slave\_transfer\_t

#### **Data Fields**

• i2c\_slave\_transfer\_event\_t event

A reason that the callback is invoked.

• uint8\_t \*volatile data

A transfer buffer.

• volatile size\_t dataSize

A transfer size.

• status\_t completionStatus

Success or error code describing how the transfer completed.

• size t transferredCount

A number of bytes actually transferred since the start or since the last repeated start.

TD 0 1 1 1

MCUXpresso SDK API Reference Manual

## 4.0.10.3.5.1 Field Documentation

4.0.10.3.5.1.1 i2c\_slave\_transfer\_event\_t i2c\_slave\_transfer\_t::event

4.0.10.3.5.1.2 uint8\_t\* volatile i2c\_slave\_transfer\_t::data

4.0.10.3.5.1.3 volatile size\_t i2c\_slave\_transfer\_t::dataSize

4.0.10.3.5.1.4 status\_t i2c\_slave\_transfer\_t::completionStatus

Only applies for kI2C\_SlaveCompletionEvent.

4.0.10.3.5.1.5 size ti2c slave transfer t::transferredCount

4.0.10.3.6 struct \_i2c\_slave\_handle

I2C slave handle typedef.

#### **Data Fields**

• volatile uint8\_t state

A transfer state maintained during transfer.

• i2c\_slave\_transfer\_t transfer

*I2C* slave transfer copy.

• uint32\_t eventMask

A mask of enabled events.

• i2c\_slave\_transfer\_callback\_t callback

A callback function called at the transfer event.

void \* userData

A callback parameter passed to the callback.

#### 4.0.10.3.6.1 Field Documentation

- 4.0.10.3.6.1.1 volatile uint8\_t i2c\_slave\_handle\_t::state
- 4.0.10.3.6.1.2 i2c\_slave\_transfer\_t i2c\_slave\_handle\_t::transfer
- 4.0.10.3.6.1.3 uint32\_t i2c\_slave\_handle\_t::eventMask
- 4.0.10.3.6.1.4 i2c slave transfer callback t i2c slave handle t::callback
- 4.0.10.3.6.1.5 void\* i2c slave handle t::userData

#### 4.0.10.4 Macro Definition Documentation

- 4.0.10.4.1 #define FSL\_I2C\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 5))
- 4.0.10.4.2 #define I2C\_RETRY\_TIMES 0U /\* Define to zero means keep waiting until the flag is assert/deassert. \*/

# 4.0.10.5 Typedef Documentation

- 4.0.10.5.1 typedef void(\* i2c\_master\_transfer\_callback\_t)(I2C\_Type \*base, i2c\_master\_handle\_t \*handle, status t status, void \*userData)
- 4.0.10.5.2 typedef void(\* i2c\_slave\_transfer\_callback\_t)(I2C\_Type \*base, i2c\_slave\_transfer\_t \*xfer, void \*userData)

## 4.0.10.6 Enumeration Type Documentation

#### 4.0.10.6.1 anonymous enum

#### Enumerator

kStatus I2C Busy I2C is busy with current transfer.

kStatus\_I2C\_Idle Bus is Idle.

kStatus\_I2C\_Nak NAK received during transfer.

kStatus 12C ArbitrationLost Arbitration lost during transfer.

kStatus\_I2C\_Timeout Timeout polling status flags.

kStatus 12C Addr Nak NAK received during the address probe.

#### 4.0.10.6.2 enum i2c flags

The following status register flags can be cleared:

- kI2C\_ArbitrationLostFlag
- kI2C\_IntPendingFlag

## MCUXpresso SDK API Reference Manual

#### Note

These enumerations are meant to be OR'd together to form a bit mask.

#### Enumerator

kI2C\_ReceiveNakFlag I2C receive NAK flag.

kI2C\_IntPendingFlag I2C interrupt pending flag.

kI2C\_ArbitrationLostFlag I2C arbitration lost flag.

kI2C\_BusBusyFlag I2C bus busy flag.

kI2C\_AddressMatchFlag I2C address match flag.

kI2C\_TransferCompleteFlag I2C transfer complete flag.

# 4.0.10.6.3 enum \_i2c\_interrupt\_enable

#### Enumerator

kI2C\_GlobalInterruptEnable I2C global interrupt.

### 4.0.10.6.4 enum i2c direction t

#### Enumerator

*kI2C\_Write* Master transmits to the slave.

**kI2C** Read Master receives from the slave.

#### 4.0.10.6.5 enum i2c master transfer flags

#### Enumerator

kI2C\_TransferDefaultFlag A transfer starts with a start signal, stops with a stop signal.

**k12C\_TransferNoStartFlag** A transfer starts without a start signal, only support write only or write+read with no start flag, do not support read only with no start flag.

kI2C\_TransferRepeatedStartFlag A transfer starts with a repeated start signal.

kI2C TransferNoStopFlag A transfer ends without a stop signal.

#### 4.0.10.6.6 enum i2c slave transfer event t

These event enumerations are used for two related purposes. First, a bit mask created by OR'ing together events is passed to I2C\_SlaveTransferNonBlocking() to specify which events to enable. Then, when the slave callback is invoked, it is passed the current event through its *transfer* parameter.

## MCUXpresso SDK API Reference Manual

#### Note

These enumerations are meant to be OR'd together to form a bit mask of events.

#### Enumerator

- kI2C\_SlaveAddressMatchEvent Received the slave address after a start or repeated start.
- **k12C\_SlaveTransmitEvent** A callback is requested to provide data to transmit (slave-transmitter role).
- **kI2C\_SlaveReceiveEvent** A callback is requested to provide a buffer in which to place received data (slave-receiver role).
- kI2C\_SlaveTransmitAckEvent A callback needs to either transmit an ACK or NACK.
- **kI2C** SlaveCompletionEvent A stop was detected or finished transfer, completing the transfer.
- kI2C SlaveAllEvents A bit mask of all available events.

#### 4.0.10.7 Function Documentation

# 4.0.10.7.1 void I2C\_MasterInit ( I2C\_Type \* base, const i2c\_master\_config\_t \* masterConfig, uint32\_t srcClock\_Hz )

Call this API to ungate the I2C clock and configure the I2C with master configuration.

#### Note

This API should be called at the beginning of the application. Otherwise, any operation to the I2C module can cause a hard fault because the clock is not enabled. The configuration structure can be custom filled or it can be set with default values by using the I2C\_MasterGetDefaultConfig(). After calling this API, the master is ready to transfer. This is an example.

```
* i2c_master_config_t config = {
* .enableMaster = true,
* .baudRate_Bps = 100000
* };
* I2C_MasterInit(I2CO, &config, 12000000U);
```

#### **Parameters**

base	I2C base pointer
masterConfig	A pointer to the master configuration structure
srcClock_Hz	I2C peripheral clock frequency in Hz

#### 4.0.10.7.2 void I2C\_MasterDeinit ( I2C\_Type \* base )

Call this API to gate the I2C clock. The I2C master module can't work unless the I2C\_MasterInit is called.

#### MCUXpresso SDK API Reference Manual

#### **Parameters**

base	I2C base pointer
------	------------------

### 4.0.10.7.3 void I2C MasterGetDefaultConfig ( i2c\_master\_config\_t \* masterConfig\_)

The purpose of this API is to get the configuration structure initialized for use in the I2C\_MasterInit(). Use the initialized structure unchanged in the I2C\_MasterInit() or modify the structure before calling the I2C\_MasterInit(). This is an example.

```
* i2c_master_config_t config;
* I2C_MasterGetDefaultConfig(&config);
*
```

#### **Parameters**

masterConfig | A pointer to the master configuration structure.

### 4.0.10.7.4 void I2C\_SlaveInit ( I2C\_Type \* base, const i2c\_slave\_config\_t \* slaveConfig )

Call this API to ungate the I2C clock and initialize the I2C with the slave configuration.

Note

This API should be called at the beginning of the application. Otherwise, any operation to the I2C module can cause a hard fault because the clock is not enabled. The configuration structure can partly be set with default values by I2C\_SlaveGetDefaultConfig() or it can be custom filled by the user. This is an example.

```
* i2c_slave_config_t config = {
* .enableSlave = true,
* .slaveAddress = 0x1DU,
* };
* I2C_SlaveInit(I2C0, &config);
```

#### **Parameters**

base	I2C base pointer
------	------------------

slaveConfig	A pointer to the slave configuration structure
srcClock_Hz	I2C peripheral clock frequency in Hz

# 4.0.10.7.5 void I2C\_SlaveDeinit ( I2C\_Type \* base )

Calling this API gates the I2C clock. The I2C slave module can't work unless the I2C\_SlaveInit is called to enable the clock.

#### **Parameters**

base	I2C base pointer
------	------------------

# 4.0.10.7.6 void I2C\_SlaveGetDefaultConfig ( i2c\_slave\_config\_t \* slaveConfig )

The purpose of this API is to get the configuration structure initialized for use in the I2C\_SlaveInit(). Modify fields of the structure before calling the I2C\_SlaveInit(). This is an example.

```
* i2c_slave_config_t config;
* I2C_SlaveGetDefaultConfig(&config);
```

#### **Parameters**

slaveConfig	A pointer to the slave configuration structure.
staveConjig	A pointer to the stave configuration structure.

# 4.0.10.7.7 static void I2C\_Enable ( I2C\_Type \* base, bool enable ) [inline], [static]

#### **Parameters**

base	I2C base pointer
enable	Pass true to enable and false to disable the module.

## 4.0.10.7.8 static uint32\_t I2C\_MasterGetStatusFlags ( I2C\_Type \* base ) [inline], [static]

#### **Parameters**

base	I2C base pointer
------	------------------

#### Returns

status flag, use status flag to AND \_i2c\_flags to get the related status.

## **MCUXpresso SDK API Reference Manual**

# 4.0.10.7.9 static void I2C\_MasterClearStatusFlags ( I2C\_Type \* base, uint32\_t statusMask ) [inline], [static]

The following status register flags can be cleared kI2C\_ArbitrationLostFlag and kI2C\_IntPendingFlag.

#### **Parameters**

base	I2C base pointer
statusMask	The status flag mask, defined in type i2c_status_flag_t. The parameter can be any combination of the following values:  • kI2C_ArbitrationLostFlag  • kI2C_IntPendingFlagFlag

# 4.0.10.7.10 static uint32\_t I2C\_SlaveGetStatusFlags ( I2C\_Type \* base ) [inline], [static]

#### **Parameters**

base	I2C base pointer
------	------------------

#### Returns

status flag, use status flag to AND \_i2c\_flags to get the related status.

# 4.0.10.7.11 static void I2C\_SlaveClearStatusFlags ( I2C\_Type \* base, uint32\_t statusMask ) [inline], [static]

The following status register flags can be cleared kI2C\_ArbitrationLostFlag and kI2C\_IntPendingFlag Parameters

base	I2C base pointer
statusMask	The status flag mask, defined in type i2c_status_flag_t. The parameter can be any combination of the following values:  • kI2C_IntPendingFlagFlag

# 4.0.10.7.12 void I2C\_EnableInterrupts ( I2C\_Type \* base, uint32\_t mask )

Parameters

base	I2C base pointer
mask	<ul> <li>interrupt source The parameter can be combination of the following source if defined:</li> <li>kI2C_GlobalInterruptEnable</li> <li>kI2C_StopDetectInterruptEnable/kI2C_StartDetectInterruptEnable</li> <li>kI2C_SdaTimeoutInterruptEnable</li> </ul>

# 4.0.10.7.13 void I2C\_DisableInterrupts ( I2C\_Type \* base, uint32\_t mask )

#### Parameters

base	I2C base pointer
mask	<ul> <li>interrupt source The parameter can be combination of the following source if defined:</li> <li>kI2C_GlobalInterruptEnable</li> <li>kI2C_StopDetectInterruptEnable/kI2C_StartDetectInterruptEnable</li> <li>kI2C_SdaTimeoutInterruptEnable</li> </ul>

# 4.0.10.7.14 void I2C\_MasterSetBaudRate ( I2C\_Type \* base, uint32\_t baudRate\_Bps, uint32\_t srcClock\_Hz )

#### Parameters

base	I2C base pointer	
baudRate_Bps	the baud rate value in bps	
srcClock_Hz	Source clock	

# 4.0.10.7.15 status\_t I2C\_MasterStart ( I2C\_Type \* base, uint8\_t address, i2c\_direction\_t direction )

This function is used to initiate a new master mode transfer by sending the START signal. The slave address is sent following the I2C START signal.

#### Parameters

base	I2C peripheral base pointer
address	7-bit slave device address.
direction	Master transfer directions(transmit/receive).

# MCUXpresso SDK API Reference Manual

kStatus_Success	Successfully send the start signal.
kStatus_I2C_Busy	Current bus is busy.

# 4.0.10.7.16 status\_t I2C\_MasterStop ( I2C\_Type \* base )

# Return values

kStatus_Success	Successfully send the stop signal.
kStatus_I2C_Timeout	Send stop signal failed, timeout.

# 4.0.10.7.17 status\_t I2C\_MasterRepeatedStart ( I2C\_Type \* base, uint8\_t address, i2c\_direction\_t direction )

## Parameters

base	I2C peripheral base pointer	
address	7-bit slave device address.	
direction	Master transfer directions(transmit/receive).	

## Return values

kStatus_Success	Successfully send the start signal.
kStatus_I2C_Busy	Current bus is busy but not occupied by current I2C master.

# 4.0.10.7.18 status\_t I2C\_MasterWriteBlocking ( I2C\_Type \* base, const uint8\_t \* txBuff, size\_t txSize, uint32\_t flags )

#### Parameters

base	The I2C peripheral base pointer.
txBuff	The pointer to the data to be transferred.
txSize	The length in bytes of the data to be transferred.
flags	Transfer control flag to decide whether need to send a stop, use kI2C_Transfer-DefaultFlag to issue a stop and kI2C_TransferNoStop to not send a stop.

MCUXpresso SDK API Reference Manual

kStatus_Success	Successfully complete the data transmission.
kStatus_I2C_Arbitration-	Transfer error, arbitration lost.
Lost	
kStataus_I2C_Nak	Transfer error, receive NAK during transfer.

# 4.0.10.7.19 status\_t I2C\_MasterReadBlocking ( I2C\_Type \* base, uint8\_t \* rxBuff, size\_t rxSize, uint32\_t flags )

#### Note

The I2C\_MasterReadBlocking function stops the bus before reading the final byte. Without stopping the bus prior for the final read, the bus issues another read, resulting in garbage data being read into the data register.

#### **Parameters**

base	I2C peripheral base pointer.
rxBuff	The pointer to the data to store the received data.
rxSize	The length in bytes of the data to be received.
flags	Transfer control flag to decide whether need to send a stop, use kI2C_Transfer-DefaultFlag to issue a stop and kI2C_TransferNoStop to not send a stop.

## Return values

kStatus_Success	Successfully complete the data transmission.
kStatus_I2C_Timeout	Send stop signal failed, timeout.

# 4.0.10.7.20 status\_t I2C\_SlaveWriteBlocking ( I2C\_Type \* base, const uint8\_t \* txBuff, size\_t txSize )

#### **Parameters**

base	The I2C peripheral base pointer.
txBuff	The pointer to the data to be transferred.
txSize	The length in bytes of the data to be transferred.

# MCUXpresso SDK API Reference Manual

kStatus_Success	Successfully complete the data transmission.
kStatus_I2C_Arbitration-	Transfer error, arbitration lost.
Lost	
kStataus_I2C_Nak	Transfer error, receive NAK during transfer.

## 4.0.10.7.21 status\_t I2C\_SlaveReadBlocking ( I2C\_Type \* base, uint8\_t \* rxBuff, size\_t rxSize )

#### Parameters

base	I2C peripheral base pointer.
rxBuff	The pointer to the data to store the received data.
rxSize	The length in bytes of the data to be received.

# 4.0.10.7.22 status\_t I2C\_MasterTransferBlocking ( I2C\_Type \* base, i2c\_master\_transfer\_t \* xfer )

## Note

The API does not return until the transfer succeeds or fails due to arbitration lost or receiving a NAK.

#### Parameters

base	I2C peripheral base address.
xfer	Pointer to the transfer structure.

#### Return values

kStatus_Success	Successfully complete the data transmission.
kStatus_I2C_Busy	Previous transmission still not finished.
kStatus_I2C_Timeout	Transfer error, wait signal timeout.
kStatus_I2C_Arbitration-	Transfer error, arbitration lost.
Lost	
kStataus_I2C_Nak	Transfer error, receive NAK during transfer.

# 4.0.10.7.23 void I2C\_MasterTransferCreateHandle ( I2C\_Type \* base, i2c\_master\_handle\_t \* handle, i2c\_master\_transfer\_callback\_t callback, void \* userData )

# MCUXpresso SDK API Reference Manual

#### **Parameters**

base	I2C base pointer.
handle	pointer to i2c_master_handle_t structure to store the transfer state.
callback	pointer to user callback function.
userData	user parameter passed to the callback function.

# 4.0.10.7.24 status\_t I2C\_MasterTransferNonBlocking ( I2C\_Type \* base, i2c\_master\_handle\_t \* handle, i2c\_master\_transfer\_t \* xfer )

#### Note

Calling the API returns immediately after transfer initiates. The user needs to call I2C\_MasterGet-TransferCount to poll the transfer status to check whether the transfer is finished. If the return status is not kStatus\_I2C\_Busy, the transfer is finished.

## Parameters

base	I2C base pointer.
handle	pointer to i2c_master_handle_t structure which stores the transfer state.
xfer	pointer to i2c_master_transfer_t structure.

#### Return values

kStatus_Success	Successfully start the data transmission.
kStatus_I2C_Busy	Previous transmission still not finished.
kStatus_I2C_Timeout	Transfer error, wait signal timeout.

# 4.0.10.7.25 status\_t I2C\_MasterTransferGetCount ( I2C\_Type \* base, i2c\_master\_handle\_t \* handle, size\_t \* count )

#### **Parameters**

base	I2C base pointer.
handle	pointer to i2c_master_handle_t structure which stores the transfer state.
count	Number of bytes transferred so far by the non-blocking transaction.

# MCUXpresso SDK API Reference Manual

kStatus_InvalidArgument	count is Invalid.	
kStatus_Success	Successfully return the count.	

# 4.0.10.7.26 status\_t I2C\_MasterTransferAbort ( I2C\_Type \* base, i2c\_master\_handle\_t \* handle )

#### Note

This API can be called at any time when an interrupt non-blocking transfer initiates to abort the transfer early.

## Parameters

base	I2C base pointer.
handle	pointer to i2c_master_handle_t structure which stores the transfer state

#### Return values

kStatus_I2C_Timeout	Timeout during polling flag.
kStatus_Success	Successfully abort the transfer.

# 4.0.10.7.27 void I2C\_MasterTransferHandleIRQ ( I2C\_Type \* base, void \* i2cHandle )

#### **Parameters**

base	I2C base pointer.
i2cHandle	pointer to i2c_master_handle_t structure.

# 4.0.10.7.28 void I2C\_SlaveTransferCreateHandle ( I2C\_Type \* base, i2c\_slave\_handle\_t \* handle, i2c\_slave\_transfer\_callback\_t callback, void \* userData )

#### **Parameters**

base	I2C base pointer.	
handle	pointer to i2c_slave_handle_t structure to store the transfer state.	
callback	pack pointer to user callback function.	
userData	user parameter passed to the callback function.	

# MCUXpresso SDK API Reference Manual

# 4.0.10.7.29 status\_t I2C\_SlaveTransferNonBlocking ( I2C\_Type \* base, i2c\_slave\_handle\_t \* handle, uint32 t eventMask )

Call this API after calling the I2C\_SlaveInit() and I2C\_SlaveTransferCreateHandle() to start processing transactions driven by an I2C master. The slave monitors the I2C bus and passes events to the callback that was passed into the call to I2C\_SlaveTransferCreateHandle(). The callback is always invoked from the interrupt context.

The set of events received by the callback is customizable. To do so, set the *eventMask* parameter to the OR'd combination of i2c\_slave\_transfer\_event\_t enumerators for the events you wish to receive. The k-I2C\_SlaveTransmitEvent and #kLPI2C\_SlaveReceiveEvent events are always enabled and do not need to be included in the mask. Alternatively, pass 0 to get a default set of only the transmit and receive events that are always enabled. In addition, the kI2C\_SlaveAllEvents constant is provided as a convenient way to enable all events.

#### **Parameters**

base	The I2C peripheral base address.
handle	Pointer to #i2c_slave_handle_t structure which stores the transfer state.
eventMask	Bit mask formed by OR'ing together i2c_slave_transfer_event_t enumerators to specify which events to send to the callback. Other accepted values are 0 to get a default set of only the transmit and receive events, and kI2C_SlaveAllEvents to enable all events.

#### Return values

#kStatus_Success	Slave transfers were successfully started.
kStatus_I2C_Busy	Slave transfers have already been started on this handle.

#### 4.0.10.7.30 void I2C SlaveTransferAbort ( I2C Type \* base, i2c slave handle t \* handle )

Note

This API can be called at any time to stop slave for handling the bus events.

#### **Parameters**

base	I2C base pointer.
handle	pointer to i2c_slave_handle_t structure which stores the transfer state.

# 4.0.10.7.31 status\_t I2C\_SlaveTransferGetCount ( I2C\_Type \* base, i2c\_slave\_handle\_t \* handle, size t \* count )

## MCUXpresso SDK API Reference Manual

# Parameters

base	I2C base pointer.	
handle	pointer to i2c_slave_handle_t structure.	
count Number of bytes transferred so far by the non-blocking transaction.		

# Return values

kStatus_InvalidArgument	count is Invalid.
kStatus_Success	Successfully return the count.

# 4.0.10.7.32 void I2C\_SlaveTransferHandleIRQ ( I2C\_Type \* base, void \* i2cHandle )

# Parameters

base	I2C base pointer.
i2cHandle	pointer to i2c_slave_handle_t structure which stores the transfer state

## 4.0.11 I2C FreeRTOS Driver

#### 4.0.11.1 Overview

#### **Driver version**

• #define FSL\_I2C\_FREERTOS\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 3)) *I2C FreeRTOS driver version 2.0.3.* 

# **I2C RTOS Operation**

- status\_t I2C\_RTOS\_Init (i2c\_rtos\_handle\_t \*handle, I2C\_Type \*base, const i2c\_master\_config\_t \*masterConfig, uint32\_t srcClock\_Hz)
   Initializes I2C.
- status\_t I2C\_RTOS\_Deinit (i2c\_rtos\_handle\_t \*handle)
- Deinitializes the I2C.
   status\_t I2C\_RTOS\_Transfer (i2c\_rtos\_handle\_t \*handle, i2c\_master\_transfer\_t \*transfer)

  Performs the I2C transfer.

#### 4.0.11.2 Macro Definition Documentation

# 4.0.11.2.1 #define FSL\_I2C\_FREERTOS\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 3))

#### 4.0.11.3 Function Documentation

# 4.0.11.3.1 status\_t I2C\_RTOS\_Init ( i2c\_rtos\_handle\_t \* handle, I2C\_Type \* base, const i2c\_master\_config\_t \* masterConfig, uint32\_t srcClock\_Hz )

This function initializes the I2C module and the related RTOS context.

#### **Parameters**

handle	e The RTOS I2C handle, the pointer to an allocated space for RTOS context.	
base	The pointer base address of the I2C instance to initialize.	
masterConfig	The configuration structure to set-up I2C in master mode.	
srcClock_Hz	The frequency of an input clock of the I2C module.	

#### Returns

status of the operation.

#### 4.0.11.3.2 status\_t I2C\_RTOS\_Deinit ( i2c\_rtos\_handle\_t \* handle )

This function deinitializes the I2C module and the related RTOS context.

#### **MCUXpresso SDK API Reference Manual**

## Parameters

handle	The RTOS I2C handle.
--------	----------------------

# 4.0.11.3.3 status\_t I2C\_RTOS\_Transfer ( i2c\_rtos\_handle\_t \* handle, i2c\_master\_transfer\_t \* transfer )

This function performs the I2C transfer according to the data given in the transfer structure.

## Parameters

handle	The RTOS I2C handle.
transfer	A structure specifying the transfer parameters.

## Returns

status of the operation.

# 4.0.12 TMU: Thermal Management Unit Driver

#### 4.0.12.1 Overview

The MCUXpresso SDK provides a peripheral driver for the thermal management unit (TMU) module of MCUXpresso SDK devices.

# 4.0.12.2 Typical use case

# 4.0.12.2.1 Monitor and report Configuration

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/tmu\_1

#### **Data Structures**

```
    struct tmu_thresold_config_t
        configuration for TMU thresold. More...
    struct tmu_interrupt_status_t
        TMU interrupt status. More...
    struct tmu_config_t
        Configuration for TMU module. More...
```

#### **Macros**

• #define FSL\_TMU\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 1)) TMU driver version.

#### **Enumerations**

```
Average low pass filter setting.
enum tmu_amplifier_gain_t {
 kTMU_AmplifierGain6_34 = 0U,
 kTMU_AmplifierGain6_485 = 1U,
 kTMU AmplifierGain6 63 = 2U,
 kTMU_AmplifierGain6_775 = 3U,
 kTMU_AmplifierGain6_92 = 4U,
 kTMU_AmplifierGain7_065 = 5U,
 kTMU_AmplifierGain7_21 = 6U,
 kTMU_AmplifierGain7_355 = 7U,
 kTMU_AmplifierGain7_5 = 8U,
 kTMU_AmplifierGain7_645 = 9U,
 kTMU_AmplifierGain7_79 = 10U,
 kTMU_AmplifierGain7_935 = 11U,
 kTMU_AmplifierGain8_08 = 12U,
 kTMU AmplifierGain8 225 = 13U,
 kTMU_AmplifierGain8_37 = 14U,
 kTMU_AmplifierGain8_515 = 15U }
    Amplifier gain setting.
enum tmu_amplifier_reference_voltage_t {
```

```
kTMU AmplifierReferenceVoltage510 = 0U,
kTMU_AmplifierReferenceVoltage517_5 = 1U,
kTMU AmplifierReferenceVoltage525 = 2U,
kTMU_AmplifierReferenceVoltage532_5 = 3U,
kTMU AmplifierReferenceVoltage540 = 4U,
kTMU AmplifierReferenceVoltage547 5 = 5U,
kTMU_AmplifierReferenceVoltage555 = 6U,
kTMU_AmplifierReferenceVoltage562_5 = 7U,
kTMU AmplifierReferenceVoltage570 = 8U,
kTMU_AmplifierReferenceVoltage577_5 = 9U,
kTMU_AmplifierReferenceVoltage585 = 10U,
kTMU AmplifierReferenceVoltage592 5 = 11U,
kTMU_AmplifierReferenceVoltage600 = 12U,
kTMU AmplifierReferenceVoltage607 5 = 13U,
kTMU_AmplifierReferenceVoltage615 = 14U,
kTMU AmplifierReferenceVoltage622 5 = 15U,
kTMU AmplifierReferenceVoltage630 = 16U,
kTMU_AmplifierReferenceVoltage637_5 = 17U,
kTMU_AmplifierReferenceVoltage645 = 18U,
kTMU AmplifierReferenceVoltage652 5 = 19U,
kTMU_AmplifierReferenceVoltage660 = 20U,
kTMU AmplifierReferenceVoltage667 5 = 21U,
kTMU_AmplifierReferenceVoltage675 = 22U,
kTMU AmplifierReferenceVoltage682 5 = 23U,
kTMU AmplifierReferenceVoltage690 = 24U,
kTMU_AmplifierReferenceVoltage697_5 = 25U,
kTMU_AmplifierReferenceVoltage705 = 26U,
kTMU AmplifierReferenceVoltage712 5 = 27U,
kTMU_AmplifierReferenceVoltage720 = 28U,
kTMU AmplifierReferenceVoltage727 5 = 29U,
kTMU_AmplifierReferenceVoltage735 = 30U,
kTMU AmplifierReferenceVoltage742 5 = 31U }
  Amplifier reference voltage setting.
```

#### **Functions**

- void TMU\_Init (TMU\_Type \*base, const tmu\_config\_t \*config)

  Enable the access to TMU registers and Initialize TMU module.
- void TMU\_Deinit (TMU\_Type \*base)

De-initialize TMU module and Disable the access to DCDC registers.

- void TMU\_GetDefaultConfig (tmu\_config\_t \*config)
  - Gets the default configuration for TMU.
- static void TMU\_Enable (TMU\_Type \*base, bool enable)
  - Enable/Disable monitoring the temperature sensor.
- static void TMU\_EnableInterrupts (TMU\_Type \*base, uint32\_t mask)

  Enable the TMU interrupts.

- static void TMU\_DisableInterrupts (TMU\_Type \*base, uint32\_t mask)

  Disable the TMU interrupts.
- void TMU\_GetInterruptStatusFlags (TMU\_Type \*base, tmu\_interrupt\_status\_t \*status)

  Get interrupt status flags.
- void TMU\_ClearInterruptStatusFlags (TMU\_Type \*base, uint32\_t mask)

Clear interrupt status flags.

- status\_t TMU\_GetImmediateTemperature (TMU\_Type \*base, uint32\_t \*temperature)

  Get the last immediate temperature at site.
- status\_t TMU\_GetAverageTemperature (TMU\_Type \*base, uint32\_t \*temperature)

  Get the last average temperature at site.
- void TMU\_SetHighTemperatureThresold (TMU\_Type \*base, const tmu\_thresold\_config\_t \*config)

  Configure the high temperature thresold value and enable/disable relevant thresold.

#### **Variables**

bool tmu\_thresold\_config\_t::immediateThresoldEnable

Enable high temperature immediate threshold.

• bool tmu\_thresold\_config\_t::AverageThresoldEnable

Enable high temperature average threshold.

• bool tmu\_thresold\_config\_t::AverageCriticalThresoldEnable

Enable high temperature average critical threshold.

• uint8\_t tmu\_thresold\_config\_t::immediateThresoldValue

Range:10U-125U.

• uint8\_t tmu\_thresold\_config\_t::averageThresoldValue

Range:10U-125U.

• uint8\_t tmu\_thresold\_config\_t::averageCriticalThresoldValue

Range:10U-125U.

uint32\_t tmu\_interrupt\_status\_t::interruptDetectMask

The mask of interrupt status flags.

• tmu\_average\_low\_pass\_filter\_t tmu\_config\_t::averageLPF

The average temperature is calculated as: ALPF x Current Temp + (1 - ALPF) x Average Temp.

• tmu\_amplifier\_gain\_t tmu\_config\_t::amplifierGain

Amplifier gain setting.

• tmu\_amplifier\_reference\_voltage\_t tmu\_config\_t::amplifierVref

Amplifier reference voltage setting.

#### 4.0.12.3 Data Structure Documentation

### 4.0.12.3.1 struct tmu\_thresold\_config\_t

#### **Data Fields**

• bool immediateThresoldEnable

Enable high temperature immediate threshold.

• bool AverageThresoldEnable

Enable high temperature average threshold.

• bool AverageCriticalThresoldEnable

Enable high temperature average critical threshold.

• uint8 t immediateThresoldValue

# MCUXpresso SDK API Reference Manual

Range:10U-125U.

• uint8\_t averageThresoldValue

Range:10U-125U.

• uint8\_t averageCriticalThresoldValue

Range:10U-125U.

### 4.0.12.3.2 struct tmu interrupt status t

#### **Data Fields**

• uint32\_t interruptDetectMask

The mask of interrupt status flags.

### 4.0.12.3.3 struct tmu config t

#### **Data Fields**

• tmu\_average\_low\_pass\_filter\_t averageLPF

The average temperature is calculated as:  $ALPF \ x \ Current\_Temp + (1 - ALPF) \ x \ Average\_Temp$ .

• tmu\_amplifier\_gain\_t amplifierGain

Amplifier gain setting.

• tmu\_amplifier\_reference\_voltage\_t amplifierVref

Amplifier reference voltage setting.

#### 4.0.12.4 Macro Definition Documentation

## 4.0.12.4.1 #define FSL\_TMU\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 1))

Version 2.0.1.

## 4.0.12.5 Enumeration Type Documentation

#### 4.0.12.5.1 enum tmu interrupt enable

#### Enumerator

**kTMU\_ImmediateTemperatureInterruptEnable** Immediate temperature threshold exceeded interrupt enable.

*kTMU\_AverageTemperatureInterruptEnable* Average temperature threshold exceeded interrupt enable.

*kTMU\_AverageTemperatureCriticalInterruptEnable* Average temperature critical threshold exceeded interrupt enable. >

### 4.0.12.5.2 enum \_tmu\_interrupt\_status\_flags

#### Enumerator

kTMU\_ImmediateTemperatureStatusFlags Immediate temperature threshold exceeded(ITTE).

*kTMU\_AverageTemperatureStatusFlags* Average temperature threshold exceeded(ATTE).

*kTMU\_AverageTemperatureCriticalStatusFlags* Average temperature critical threshold exceeded. (ATCTE)

# 4.0.12.5.3 enum tmu\_average\_low\_pass\_filter\_t

#### Enumerator

*kTMU\_AverageLowPassFilter1\_0* Average low pass filter = 1.

*kTMU\_AverageLowPassFilter0\_5* Average low pass filter = 0.5.

*kTMU\_AverageLowPassFilter0\_25* Average low pass filter = 0.25.

*kTMU\_AverageLowPassFilter0\_125* Average low pass filter = 0.125.

## 4.0.12.5.4 enum tmu\_amplifier\_gain\_t

#### Enumerator

kTMU\_AmplifierGain6\_34 TMU amplifier gain voltage 6.34mV.

kTMU\_AmplifierGain6\_485 TMU amplifier gain voltage 6.485mV.

kTMU\_AmplifierGain6\_63 TMU amplifier gain voltage 6.63mV.

kTMU\_AmplifierGain6\_775 TMU amplifier gain voltage 6.775mV.

kTMU\_AmplifierGain6\_92 TMU amplifier gain voltage 6.92mV.

kTMU\_AmplifierGain7\_065 TMU amplifier gain voltage 7.065mV.

kTMU\_AmplifierGain7\_21 TMU amplifier gain voltage 7.21mV.

kTMU\_AmplifierGain7\_355 TMU amplifier gain voltage 7.355mV.

kTMU AmplifierGain7 5 TMU amplifier gain voltage 7.5mV.

kTMU\_AmplifierGain7\_645 TMU amplifier gain voltage 7.645mV.

kTMU\_AmplifierGain7\_79 TMU amplifier gain voltage 7.79mV.

kTMU AmplifierGain 7 935 TMU amplifier gain voltage 7.935mV.

kTMU\_AmplifierGain8\_08 TMU amplifier gain voltage 8.08mV(default).

kTMU\_AmplifierGain8\_225 TMU amplifier gain voltage 8.225mV.

kTMU\_AmplifierGain8\_37 TMU amplifier gain voltage 8.37mV.

kTMU\_AmplifierGain8\_515 TMU amplifier gain voltage 8.515mV.

#### 4.0.12.5.5 enum tmu\_amplifier\_reference\_voltage\_t

#### Enumerator

kTMU\_AmplifierReferenceVoltage510 TMU amplifier reference voltage 510mV.

#### **MCUXpresso SDK API Reference Manual**

```
kTMU AmplifierReferenceVoltage517 5 TMU amplifier reference voltage 517.5mV.
kTMU_AmplifierReferenceVoltage525 TMU amplifier reference voltage 525mV.
kTMU AmplifierReferenceVoltage532 5 TMU amplifier reference voltage 532.5mV.
kTMU_AmplifierReferenceVoltage540 TMU amplifier reference voltage 540mV.
kTMU AmplifierReferenceVoltage547 5 TMU amplifier reference voltage 547.5mV.
kTMU AmplifierReferenceVoltage555 TMU amplifier reference voltage 555mV.
kTMU_AmplifierReferenceVoltage562_5 TMU amplifier reference voltage 562.5mV.
kTMU_AmplifierReferenceVoltage570 TMU amplifier reference voltage 570mV.
kTMU AmplifierReferenceVoltage577 5 TMU amplifier reference voltage 577.5mV.
kTMU_AmplifierReferenceVoltage585 TMU amplifier reference voltage 585mV.
kTMU_AmplifierReferenceVoltage592_5 TMU amplifier reference voltage 592.5mV.
kTMU AmplifierReferenceVoltage600 TMU amplifier reference voltage 600mV.
kTMU_AmplifierReferenceVoltage607_5 TMU amplifier reference voltage 607.5mV.
kTMU_AmplifierReferenceVoltage615 TMU amplifier reference voltage 615mV.
kTMU_AmplifierReferenceVoltage622_5 TMU amplifier reference voltage 622.5mV.
kTMU AmplifierReferenceVoltage630 TMU amplifier reference voltage 630mV.
kTMU AmplifierReferenceVoltage637 5 TMU amplifier reference voltage 637.5mV.
kTMU_AmplifierReferenceVoltage645 TMU amplifier reference voltage 645mV.
kTMU_AmplifierReferenceVoltage652_5 TMU amplifier reference voltage 652.5mV(default).
kTMU AmplifierReferenceVoltage660 TMU amplifier reference voltage 660mV.
kTMU_AmplifierReferenceVoltage667_5 TMU amplifier reference voltage 667.5mV.
kTMU AmplifierReferenceVoltage675 TMU amplifier reference voltage 675mV.
kTMU_AmplifierReferenceVoltage682_5 TMU amplifier reference voltage 682.5mV.
kTMU AmplifierReferenceVoltage690 TMU amplifier reference voltage 690mV.
kTMU AmplifierReferenceVoltage697 5 TMU amplifier reference voltage 697.5mV.
kTMU_AmplifierReferenceVoltage705 TMU amplifier reference voltage 705mV.
kTMU_AmplifierReferenceVoltage712_5 TMU amplifier reference voltage 712.5mV.
kTMU AmplifierReferenceVoltage720 TMU amplifier reference voltage 720mV.
kTMU_AmplifierReferenceVoltage727_5 TMU amplifier reference voltage 727.5mV.
kTMU AmplifierReferenceVoltage735 TMU amplifier reference voltage 735mV.
kTMU_AmplifierReferenceVoltage742_5 TMU amplifier reference voltage 742.5mV.
```

#### 4.0.12.6 Function Documentation

# 4.0.12.6.1 void TMU\_Init ( TMU\_Type \* base, const tmu\_config\_t \* config )

#### **Parameters**

_		
	base	TMU peripheral base address.

*config* | Pointer to configuration structure. Refer to "tmu\_config\_t" structure.

# 4.0.12.6.2 void TMU\_Deinit ( TMU\_Type \* base )

#### **Parameters**

base TMU peripheral base address.
-----------------------------------

## 4.0.12.6.3 void TMU\_GetDefaultConfig ( tmu\_config\_t \* config )

This function initializes the user configuration structure to default value. The default value are:

# Example:

```
config->amplifierGain = 12U;
config->amplifierRef = 19U;
config->averageLPF = kTMU_AverageLowPassFilter0_5;
```

#### **Parameters**

config	Pointer to TMU configuration structure.
--------	---

# 4.0.12.6.4 static void TMU\_Enable ( TMU\_Type \* base, bool enable ) [inline], [static]

#### **Parameters**

base	TMU peripheral base address.
enable	Switcher to enable/disable TMU.

# 4.0.12.6.5 static void TMU\_EnableInterrupts ( TMU\_Type \* base, uint32\_t mask ) [inline], [static]

#### Parameters

bas	TMU peripheral base address.
mask	The interrupt mask. Refer to "_tmu_interrupt_enable" enumeration.

# 4.0.12.6.6 static void TMU\_DisableInterrupts ( TMU\_Type \* base, uint32\_t mask ) [inline], [static]

#### Parameters

bas	TMU peripheral base address.
mask	The interrupt mask. Refer to "_tmu_interrupt_enable" enumeration.

# 4.0.12.6.7 void TMU\_GetInterruptStatusFlags ( TMU\_Type \* base, tmu\_interrupt\_status\_t \* status )

### **Parameters**

base	TMU peripheral base address.	
status	The pointer to interrupt status structure. Record the current interrupt status. Please	
	refer to "tmu_interrupt_status_t" structure.	

# 4.0.12.6.8 void TMU\_ClearInterruptStatusFlags ( TMU\_Type \* base, uint32\_t mask )

#### Parameters

base	TMU peripheral base address.
The	mask of interrupt status flags. Refer to "_tmu_interrupt_status_flags" enumeration.

# 4.0.12.6.9 status\_t TMU\_GetImmediateTemperature ( TMU\_Type \* base, uint32\_t \* temperature )

# Parameters

base	TMU peripheral base address.
------	------------------------------

MCUXpresso SDK API Reference Manual

temperature	Last immediate temperature reading at site when V=1.
-------------	--

#### Returns

Execution status.

## Return values

kStatus_Success	Temperature reading is valid.
kStatus_Fail	Temperature reading is not valid because temperature out of sensor range or first measurement still pending.

# 4.0.12.6.10 status\_t TMU\_GetAverageTemperature ( TMU\_Type \* base, uint32\_t \* temperature )

#### Parameters

base	TMU peripheral base address.
temperature	Last average temperature reading at site.

# Returns

Execution status.

## Return values

kStatus_Success	Temperature reading is valid.
kStatus_Fail	Temperature reading is not valid because temperature out of sensor range or first measurement still pending.

# 4.0.12.6.11 void TMU\_SetHighTemperatureThresold ( TMU\_Type \* base, const tmu\_thresold\_config\_t \* config )

# Parameters

base	TMU peripheral base address.
------	------------------------------

*config* | Pointer to configuration structure. Refer to "tmu\_thresold\_config\_t" structure.

#### 4.0.12.7 Variable Documentation

- 4.0.12.7.1 bool tmu thresold config t::immediateThresoldEnable
- 4.0.12.7.2 bool tmu\_thresold\_config\_t::AverageThresoldEnable
- 4.0.12.7.3 bool tmu\_thresold\_config\_t::AverageCriticalThresoldEnable
- 4.0.12.7.4 uint8\_t tmu\_thresold\_config\_t::immediateThresoldValue

Valid when corresponding threshold is enabled. High temperature immediate threshold value. Determines the current upper temperature threshold, for any enabled monitored site.

# 4.0.12.7.5 uint8\_t tmu\_thresold\_config\_t::averageThresoldValue

Valid when corresponding threshold is enabled. High temperature average threshold value. Determines the average upper temperature threshold, for any enabled monitored site.

#### 4.0.12.7.6 uint8 t tmu thresold config t::averageCriticalThresoldValue

Valid when corresponding threshold is enabled. High temperature average critical threshold value. Determines the average upper critical temperature threshold, for any enabled monitored site.

#### 4.0.12.7.7 uint32 t tmu interrupt status t::interruptDetectMask

Refer to "\_tmu\_interrupt\_status\_flags" enumeration.

#### 4.0.12.7.8 tmu average low pass filter t tmu config t::averageLPF

For proper operation, this field should only change when monitoring is disabled.

#### 4.0.12.7.9 tmu amplifier gain t tmu config t::amplifierGain

## 4.0.12.7.10 tmu\_amplifier\_reference\_voltage\_t tmu\_config\_t::amplifierVref

# 4.0.13 PDM: Microphone Interface

# 4.0.13.1 Overview

# **Modules**

- PDM Driver
- PDM SDMA Driver

# 4.0.14 PDM Driver

### 4.0.14.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Microphone Interface (PDM) module of MC-UXpresso SDK devices.

PDM driver includes functional APIs and transactional APIs.

Functional APIs target low-level APIs. Functional APIs can be used for PDM initialization, configuration, and operation for the optimization and customization purpose. Using the functional API requires the knowledge of the PDM peripheral and how to organize functional APIs to meet the application requirements. All functional API use the peripheral base address as the first parameter. PDM functional operation groups provide the functional API set.

Transactional APIs target high-level APIs. Transactional APIs can be used to enable the peripheral and in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are a critical requirement, see the transactional API implementation and write a custom code. Initialize the handle by calling the PDM\_TransferCreateHandle() API.

Transactional APIs support asynchronous transfer. This means that the functions PDM\_TransferReceive-NonBlocking() set up the interrupt for data transfer. When the transfer completes, the upper layer is notified through a callback function with kStatus\_PDM\_Idle status.

# 4.0.14.2 Typical use case

### 4.0.14.2.1 PDM receive using an interrupt method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/pdm\_interrupt

### 4.0.14.2.2 PDM receive using a SDMA method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/pdm/pdm\_sdma\_transfer

### 4.0.14.2.3 PDM receive using a EDMA method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/pdm/pdm\_edma\_transfer Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOAR-D>/driver\_examples/pdm/pdm\_sai\_edma Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver examples/pdm/pdm sai multi channel edma

### 4.0.14.2.4 PDM receive using a transactional method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/pdm/pdm-interrupt\_transfer

### **Data Structures**

```
    struct pdm_channel_config_t
        PDM channel configurations. More...
    struct pdm_config_t
        PDM user configuration structure. More...
    struct pdm_hwvad_config_t
        PDM voice activity detector user configuration structure. More...
    struct pdm_hwvad_noise_filter_t
        PDM voice activity detector noise filter user configuration structure. More...
    struct pdm_hwvad_zero_cross_detector_t
        PDM voice activity detector zero cross detector configuration structure. More...
    struct pdm_transfer_t
        PDM SDMA transfer structure. More...
    struct pdm_handle_t
        PDM handle structure. More...
```

#### **Macros**

• #define PDM\_XFER\_QUEUE\_SIZE (4U) PDM XFER QUEUE SIZE.

## **Typedefs**

typedef void(\* pdm\_transfer\_callback\_t )(PDM\_Type \*base, pdm\_handle\_t \*handle, status\_t status, void \*userData)
 PDM transfer callback prototype.

## **Enumerations**

```
    enum {
        kStatus_PDM_Busy = MAKE_STATUS(kStatusGroup_PDM, 0),
        kStatus_PDM_CLK_LOW = MAKE_STATUS(kStatusGroup_PDM, 1),
        kStatus_PDM_FIFO_ERROR = MAKE_STATUS(kStatusGroup_PDM, 2),
        kStatus_PDM_QueueFull = MAKE_STATUS(kStatusGroup_PDM, 3),
        kStatus_PDM_Idle = MAKE_STATUS(kStatusGroup_PDM, 4) }
        PDM return status.
    enum _pdm_interrupt_enable {
        kPDM_ErrorInterruptEnable = PDM_CTRL_1_ERREN_MASK,
        kPDM_FIFOInterruptEnable = PDM_CTRL_1_DISEL(2U) }
        The PDM interrupt enable flag.
```

#### MCUXpresso SDK API Reference Manual

```
• enum pdm internal status {
 kPDM_StatusDfBusyFlag = PDM_STAT_BSY_FIL_MASK,
 kPDM StatusFIRFilterReady = PDM STAT FIR RDY MASK,
 kPDM_StatusFrequencyLow = PDM_STAT_LOWFREQF_MASK,
 kPDM StatusCh0FifoDataAvaliable = PDM STAT CH0F MASK,
 kPDM StatusCh1FifoDataAvaliable = PDM STAT CH1F MASK,
 kPDM_StatusCh2FifoDataAvaliable = PDM_STAT_CH2F_MASK,
 kPDM_StatusCh3FifoDataAvaliable = PDM_STAT_CH3F_MASK,
 kPDM StatusCh4FifoDataAvaliable = PDM STAT CH4F MASK,
 kPDM_StatusCh5FifoDataAvaliable = PDM_STAT_CH5F_MASK,
 kPDM StatusCh6FifoDataAvaliable = PDM STAT CH6F MASK,
 kPDM StatusCh7FifoDataAvaliable = PDM STAT CH7F MASK }
    The PDM status.
enum _pdm_channel_enable_mask {
 kPDM EnableChannel0 = PDM STAT CH0F MASK,
 kPDM_EnableChannel1 = PDM_STAT_CH1F_MASK,
 kPDM EnableChannel2 = PDM STAT CH2F MASK,
 kPDM EnableChannel3 = PDM STAT CH3F MASK,
 kPDM_EnableChannel4 = PDM_STAT_CH4F_MASK,
 kPDM_EnableChannel5 = PDM_STAT_CH5F_MASK,
 kPDM EnableChannel6 = PDM STAT CH6F MASK,
 kPDM EnableChannel7 = PDM STAT CH7F MASK }
    PDM channel enable mask.
enum _pdm_fifo_status {
 kPDM_FifoStatusUnderflowCh0 = PDM_FIFO_STAT_FIFOUND0_MASK,
 kPDM FifoStatusUnderflowCh1 = PDM FIFO STAT FIFOUND1 MASK,
 kPDM_FifoStatusUnderflowCh2 = PDM_FIFO_STAT_FIFOUND2_MASK,
 kPDM_FifoStatusUnderflowCh3 = PDM_FIFO_STAT_FIFOUND3_MASK,
 kPDM FifoStatusUnderflowCh4 = PDM FIFO STAT FIFOUND4 MASK,
 kPDM_FifoStatusUnderflowCh5 = PDM_FIFO_STAT_FIFOUND5_MASK,
 kPDM FifoStatusUnderflowCh6 = PDM_FIFO_STAT_FIFOUND6_MASK,
 kPDM FifoStatusUnderflowCh7 = PDM FIFO STAT FIFOUND6 MASK,
 kPDM FifoStatusOverflowCh0 = PDM FIFO STAT FIFOOVF0 MASK,
 kPDM FifoStatusOverflowCh1 = PDM FIFO STAT FIFOOVF1 MASK,
 kPDM_FifoStatusOverflowCh2 = PDM_FIFO_STAT_FIFOOVF2_MASK,
 kPDM_FifoStatusOverflowCh3 = PDM_FIFO_STAT_FIFOOVF3_MASK,
 kPDM FifoStatusOverflowCh4 = PDM FIFO STAT FIFOOVF4 MASK,
 kPDM_FifoStatusOverflowCh5 = PDM_FIFO_STAT_FIFOOVF5_MASK,
 kPDM FifoStatusOverflowCh6 = PDM FIFO STAT FIFOOVF6 MASK,
 kPDM_FifoStatusOverflowCh7 = PDM_FIFO_STAT_FIFOOVF7_MASK }
    The PDM fifo status.
enum _pdm_output_status {
```

```
kPDM OutputStatusUnderFlowCh0 = PDM OUT STAT OUTUNFO MASK.
 kPDM_OutputStatusUnderFlowCh1 = PDM_OUT_STAT_OUTUNF1_MASK,
 kPDM OutputStatusUnderFlowCh2 = PDM OUT STAT OUTUNF2 MASK,
 kPDM_OutputStatusUnderFlowCh3 = PDM_OUT_STAT_OUTUNF3_MASK,
 kPDM OutputStatusUnderFlowCh4 = PDM OUT STAT OUTUNF4 MASK,
 kPDM OutputStatusUnderFlowCh5 = PDM OUT STAT OUTUNF5 MASK,
 kPDM_OutputStatusUnderFlowCh6 = PDM_OUT_STAT_OUTUNF6_MASK,
 kPDM_OutputStatusUnderFlowCh7 = PDM_OUT_STAT_OUTUNF7_MASK,
 kPDM OutputStatusOverFlowCh0 = PDM OUT STAT OUTOVF0 MASK,
 kPDM_OutputStatusOverFlowCh1 = PDM_OUT_STAT_OUTOVF1_MASK,
 kPDM_OutputStatusOverFlowCh2 = PDM_OUT_STAT_OUTOVF2_MASK,
 kPDM OutputStatusOverFlowCh3 = PDM OUT STAT OUTOVF3 MASK,
 kPDM_OutputStatusOverFlowCh4 = PDM_OUT_STAT_OUTOVF4_MASK,
 kPDM OutputStatusOverFlowCh5 = PDM OUT STAT OUTOVF5 MASK,
 kPDM_OutputStatusOverFlowCh6 = PDM_OUT_STAT_OUTOVF6_MASK,
 kPDM OutputStatusOverFlowCh7 = PDM OUT STAT OUTOVF7 MASK }
    The PDM output status.
enum pdm_dc_remover_t {
 kPDM DcRemoverCutOff21Hz = 0U,
 kPDM_DcRemoverCutOff83Hz = 1U,
 kPDM DcRemoverCutOff152Hz = 2U,
 kPDM_DcRemoverBypass = 3U }
    PDM DC remover configurations.
enum pdm_df_quality_mode_t {
 kPDM_QualityModeMedium = 0U,
 kPDM QualityModeHigh = 1U,
 kPDM_QualityModeLow = 7U,
 kPDM_QualityModeVeryLow0 = 6U,
 kPDM QualityModeVeryLow1 = 5U,
 kPDM_QualityModeVeryLow2 = 4U }
    PDM decimation filter quality mode.
enum _pdm_qulaity_mode_k_factor {
 kPDM_QualityModeHighKFactor = 1U,
 kPDM QualityModeMediumKFactor = 2U,
 kPDM QualityModeLowKFactor = 4U,
 kPDM_QualityModeVeryLow2KFactor = 8U }
    PDM quality mode K factor.
enum pdm_df_output_gain_t {
```

```
kPDM DfOutputGain0 = 0U.
 kPDM_DfOutputGain1 = 1U,
 kPDM DfOutputGain2 = 2U,
 kPDM_DfOutputGain3 = 3U,
 kPDM DfOutputGain4 = 4U,
 kPDM DfOutputGain5 = 5U,
 kPDM_DfOutputGain6 = 6U,
 kPDM_DfOutputGain7 = 7U,
 kPDM DfOutputGain8 = 8U,
 kPDM_DfOutputGain9 = 9U,
 kPDM_DfOutputGain10 = 0xAU,
 kPDM DfOutputGain11 = 0xBU,
 kPDM DfOutputGain12 = 0xCU,
 kPDM DfOutputGain13 = 0xDU,
 kPDM_DfOutputGain14 = 0xEU,
 kPDM DfOutputGain15 = 0xFU }
    PDM decimation filter output gain.
enum _pdm_hwvad_interrupt_enable {
 kPDM_HwvadErrorInterruptEnable = PDM_VAD0_CTRL_1_VADERIE_MASK,
 kPDM_HwvadInterruptEnable = PDM_VAD0_CTRL_1_VADIE_MASK }
    PDM voice activity detector interrupt type.
enum _pdm_hwvad_int_status {
 kPDM_HwvadStatusInputSaturation = PDM_VAD0_STAT_VADINSATF_MASK,
 kPDM HwvadStatusVoiceDetectFlag = PDM VAD0 STAT VADIF MASK }
    The PDM hwvad interrupt status flag.
enum pdm_hwvad_hpf_config_t {
 kPDM HwvadHpfBypassed = 0x0U,
 kPDM_HwvadHpfCutOffFreq1750Hz = 0x1U,
 kPDM_HwvadHpfCutOffFreq215Hz = 0x2U }
    High pass filter configure cut-off frequency.
enum pdm_hwvad_filter_status_t {
 kPDM_HwvadInternalFilterNormalOperation = 0U,
 kPDM_HwvadInternalFilterInitial = PDM_VAD0_CTRL_1_VADST10_MASK }
    HWVAD internal filter status.
enum pdm_hwvad_zcd_result_t {
 kPDM HwvadResultOREnergyBasedDetection,
 kPDM HwvadResultANDEnergyBasedDetection }
    PDM voice activity detector zero cross detector result.
```

#### **Driver version**

• #define FSL\_PDM\_DRIVER\_VERSION (MAKE\_VERSION(2, 2, 1)) *Version 2.2.1.* 

### Initialization and deinitialization

• void PDM Init (PDM Type \*base, const pdm config t \*config)

*Initializes the PDM peripheral.* 

• void PDM\_Deinit (PDM\_Type \*base)

De-initializes the PDM peripheral.

• static void PDM\_Reset (PDM\_Type \*base)

Resets the PDM module.

• static void PDM\_Enable (PDM\_Type \*base, bool enable)

Enables/disables PDM interface.

• static void PDM\_EnableDoze (PDM\_Type \*base, bool enable)

Enables/disables DOZE.

• static void PDM\_EnableDebugMode (PDM\_Type \*base, bool enable)

Enables/disables debug mode for PDM.

• static void PDM\_EnableInDebugMode (PDM\_Type \*base, bool enable)

Enables/disables PDM interface in debug mode.

• static void PDM EnterLowLeakageMode (PDM Type \*base, bool enable)

Enables/disables PDM interface disable/Low Leakage mode.

• static void PDM\_EnableChannel (PDM\_Type \*base, uint8\_t channel, bool enable) Enables/disables the PDM channel.

• void PDM\_SetChannelConfig (PDM\_Type \*base, uint32\_t channel, const pdm\_channel\_config\_t \*config)

PDM one channel configurations.

• status\_t PDM\_SetSampleRateConfig (PDM\_Type \*base, uint32\_t sourceClock\_HZ, uint32\_t sampleRate HZ)

PDM set sample rate.

• status\_t PDM\_SetSampleRate (PDM\_Type \*base, uint32\_t enableChannelMask, pdm\_df\_quality\_mode\_t qualityMode, uint8\_t osr, uint32\_t clkDiv)

PDM set sample rate.

#### **Status**

• static uint32\_t PDM\_GetStatus (PDM\_Type \*base)

Gets the PDM internal status flag.

• static uint32\_t PDM\_GetFifoŠtatus (PDM\_Type \*base)

Gets the PDM FIFO status flag.

• static uint32 t PDM GetOutputStatus (PDM Type \*base)

Gets the PDM output status flag.

• static void PDM\_ClearStatus (PDM\_Type \*base, uint32\_t mask)

Clears the PDM Tx status.

• static void PDM\_ClearFIFOStatus (PDM\_Type \*base, uint32\_t mask)

Clears the PDM Tx status.

• static void PDM ClearOutputStatus (PDM Type \*base, uint32 t mask)

Clears the PDM output status.

### Interrupts

• void PDM\_EnableInterrupts (PDM\_Type \*base, uint32\_t mask) Enables the PDM interrupt requests.

#### MCUXpresso SDK API Reference Manual

• static void PDM\_DisableInterrupts (PDM\_Type \*base, uint32\_t mask)

Disables the PDM interrupt requests.

#### **DMA Control**

- static void PDM\_EnableDMA (PDM\_Type \*base, bool enable)
- Enables/disables the PDM DMA requests.
   static uint32\_t PDM\_GetDataRegisterAddress (PDM\_Type \*base, uint32\_t channel)
   Gets the PDM data register address.

# **Bus Operations**

• static int16\_t PDM\_ReadData (PDM\_Type \*base, uint32\_t channel) Reads data from the PDM FIFO.

# **Voice Activity Detector**

- void PDM\_SetHwvadConfig (PDM\_Type \*base, const pdm\_hwvad\_config\_t \*config)

  Configure voice activity detector.
- static void PDM\_ForceHwvadOutputDisable (PDM\_Type \*base, bool enable)

PDM hwvad force output disable.

• static void PDM\_ResetHwvad (PDM\_Type \*base)

PDM hwvad reset.

• static void PDM\_EnableHwvad (PDM\_Type \*base, bool enable)

Enable/Disable Voice activity detector.

• static void PDM\_EnableHwvadInterrupts (PDM\_Type \*base, uint32\_t mask)

Enables the PDM Voice Detector interrupt requests.

• static void PDM\_DisableHwvadInterrupts (PDM\_Type \*base, uint32\_t mask)

Disables the PDM Voice Detector interrupt requests.

• static void PDM ClearHwvadInterruptStatusFlags (PDM Type \*base, uint32 t mask)

Clears the PDM voice activity detector status flags.

• static uint32\_t PDM\_GetHwvadInterruptStatusFlags (PDM\_Type \*base)

Clears the PDM voice activity detector status flags.

• static uint32\_t PDM\_GetHwvadInitialFlag (PDM\_Type \*base)

Get the PDM voice activity detector initial flags.

• static uint32\_t PDM\_GetHwvadVoiceDetectedFlag (PDM Type \*base)

*Get the PDM voice activity detector voice detected flags.* 

• static void PDM\_EnableHwvadSignalFilter (PDM\_Type \*base, bool enable)

Enables/disables voice activity detector signal filter.

• void PDM\_SetHwvadSignalFilterConfig (PDM\_Type \*base, bool enableMaxBlock, uint32\_t signalGain)

Configure voice activity detector signal filter.

• void PDM\_SetHwvadNoiseFilterConfig (PDM\_Type \*base, const pdm\_hwvad\_noise\_filter\_t \*config)

Configure voice activity detector noise filter.

• static void PDM EnableHwvadZeroCrossDetector (PDM Type \*base, bool enable)

Enables/disables voice activity detector zero cross detector.

void PDM\_SetHwvadZeroCrossDetectorConfig (PDM\_Type \*base, const pdm\_hwvad\_zero\_cross\_detector\_t \*config)

Configure voice activity detector zero cross detector.

• static uint16\_t PDM\_GetNoiseData (PDM\_Type \*base)

Reads noise data

• static void PDM\_SetHwvadInternalFilterStatus (PDM\_Type \*base, pdm\_hwvad\_filter\_status\_t status)

set hwvad internal filter status.

#### **Transactional**

• void PDM\_TransferCreateHandle (PDM\_Type \*base, pdm\_handle\_t \*handle, pdm\_transfer\_callback\_t callback, void \*userData)

Initializes the PDM handle.

• void PDM\_ReadNonBlocking (PDM\_Type \*base, uint32\_t startChannel, uint32\_t channelNums, int16\_t \*buffer, size\_t size)

PDM read data non blocking.

status\_t PDM\_TransferReceiveNonBlocking (PDM\_Type \*base, pdm\_handle\_t \*handle, pdm\_transfer\_t \*xfer)

Performs an interrupt non-blocking receive transfer on PDM.

• void PDM\_TransferAbortReceive (PDM\_Type \*base, pdm\_handle\_t \*handle)

Aborts the current IRQ receive.

• void PDM\_TransferHandleIRQ (PDM\_Type \*base, pdm\_handle\_t \*handle)

*Tx interrupt handler.* 

#### 4.0.14.3 Data Structure Documentation

### 4.0.14.3.1 struct pdm\_channel\_config\_t

#### **Data Fields**

• pdm\_dc\_remover\_t cutOffFreq

DC remover cut off frequency.

pdm\_df\_output\_gain\_t gain

Decimation Filter Output Gain.

#### 4.0.14.3.2 struct pdm config t

#### **Data Fields**

bool enableDoze

This module will enter disable/low leakage mode if DOZEN is active with ipg\_doze is asserted.

• uint8 t fifoWatermark

Watermark value for FIFO.

• pdm\_df\_quality\_mode\_t qualityMode

Quality mode.

• uint8\_t cicOverSampleRate

#### MCUXpresso SDK API Reference Manual

CIC filter over sampling rate.

### 4.0.14.3.3 struct pdm\_hwvad\_config\_t

#### **Data Fields**

• uint8\_t channel

Which channel uses voice activity detector.

• uint8\_t initializeTime

*Number of frames or samples to initialize voice activity detector.* 

• uint8\_t cicOverSampleRate

CIC filter over sampling rate.

• uint8\_t inputGain

Voice activity detector input gain.

• uint32\_t frameTime

Voice activity frame time.

pdm\_hwvad\_hpf\_config\_t cutOffFreq

High pass filter cut off frequency.

bool enableFrameEnergy

If frame energy enabled, true means enable.

• bool enablePreFilter

*If pre-filter enabled.* 

### 4.0.14.3.3.1 Field Documentation

#### 4.0.14.3.3.1.1 uint8 t pdm hwvad config t::initializeTime

### 4.0.14.3.4 struct pdm hwvad noise filter t

#### **Data Fields**

bool enableAutoNoiseFilter

If noise fileter automatically activated, true means enable.

bool enableNoiseMin

If Noise minimum block enabled, true means enabled.

• bool enableNoiseDecimation

*If enable noise input decimation.* 

bool enableNoiseDetectOR

Enables a OR logic in the output of minimum noise estimator block.

• uint32\_t noiseFilterAdjustment

The adjustment value of the noise filter.

• uint32\_t noiseGain

Gain value for the noise energy or envelope estimated.

# 4.0.14.3.5 struct pdm\_hwvad\_zero\_cross\_detector\_t

#### **Data Fields**

bool enableAutoThreshold

If ZCD auto-threshold enabled, true means enabled.

pdm\_hwvad\_zcd\_result\_t zcdAnd

Is ZCD result is AND'ed with energy-based detection, false means OR'ed.

• uint32\_t threshold

The adjustment value of the noise filter.

• uint32\_t adjustmentThreshold

Gain value for the noise energy or envelope estimated.

#### 4.0.14.3.5.1 Field Documentation

# 4.0.14.3.5.1.1 bool pdm\_hwvad\_zero\_cross\_detector\_t::enableAutoThreshold

### 4.0.14.3.6 struct pdm\_transfer\_t

#### **Data Fields**

• volatile uint8 t \* data

Data start address to transfer.

• volatile size t dataSize

Total Transfer bytes size.

### 4.0.14.3.6.1 Field Documentation

4.0.14.3.6.1.1 volatile uint8\_t\* pdm\_transfer\_t::data

4.0.14.3.6.1.2 volatile size t pdm transfer t::dataSize

4.0.14.3.7 struct pdm handle

PDM handle.

#### **Data Fields**

• uint32\_t state

Transfer status.

pdm\_transfer\_callback\_t callback

Callback function called at transfer event.

void \* userData

Callback parameter passed to callback function.

pdm\_transfer\_t pdmQueue [PDM\_XFER\_QUEUE\_SIZE]

Transfer queue storing queued transfer.

• size\_t transferSize [PDM\_XFER\_QUEUE\_SIZE]

Data bytes need to transfer.

• volatile uint8\_t queueUser

Index for user to queue transfer.

• volatile uint8\_t queueDriver

*Index for driver to get the transfer data and size.* 

• uint8\_t watermark

Watermark value.

uint8\_t startChannel

# MCUXpresso SDK API Reference Manual

end channeluint8\_t channelNumsEnabled channel number.

# 4.0.14.4 Enumeration Type Documentation

#### 4.0.14.4.1 anonymous enum

### Enumerator

kStatus\_PDM\_Busy PDM is busy.
kStatus\_PDM\_CLK\_LOW PDM clock frequency low.
kStatus\_PDM\_FIFO\_ERROR PDM FIFO underrun or overflow.
kStatus\_PDM\_QueueFull PDM FIFO underrun or overflow.
kStatus\_PDM\_Idle PDM is idle.

# 4.0.14.4.2 enum \_pdm\_interrupt\_enable

#### Enumerator

*kPDM\_ErrorInterruptEnable* PDM channel error interrupt enable. *kPDM\_FIFOInterruptEnable* PDM channel FIFO interrupt.

## 4.0.14.4.3 enum \_pdm\_internal\_status

#### Enumerator

kPDM\_StatusFIRFilterReady FIR filter data is ready.
kPDM\_StatusFrequencyLow Mic app clock frequency not high enough.
kPDM\_StatusCh0FifoDataAvaliable channel 0 fifo data reached watermark level channel 1 fifo data reached watermark level channel 2 fifo data reached watermark level channel 3 fifo data reached watermark level channel 4 fifo data reached watermark level channel 5 fifo data reached watermark level channel 5 fifo data reached watermark level channel 6 fifo data reached watermark level channel 6 fifo data reached watermark level channel 7 fifo data reached watermark level

### 4.0.14.4.4 enum \_pdm\_channel\_enable\_mask

#### Enumerator

kPDM\_EnableChannel0 channgel 0 enable mask

#### MCUXpresso SDK API Reference Manual

kPDM\_EnableChannel1 channgel 1 enable mask
 kPDM\_EnableChannel2 channgel 2 enable mask
 kPDM\_EnableChannel3 channgel 3 enable mask
 kPDM\_EnableChannel4 channgel 5 enable mask
 kPDM\_EnableChannel6 channel6 channgel 7 enable mask

### 4.0.14.4.5 enum \_pdm\_fifo\_status

#### Enumerator

kPDM FifoStatusUnderflowCh0 channel0 fifo status underflow kPDM FifoStatusUnderflowCh1 channel1 fifo status underflow kPDM\_FifoStatusUnderflowCh2 channel2 fifo status underflow kPDM\_FifoStatusUnderflowCh3 channel3 fifo status underflow kPDM FifoStatusUnderflowCh4 channel4 fifo status underflow kPDM FifoStatusUnderflowCh5 channel5 fifo status underflow kPDM\_FifoStatusUnderflowCh6 channel6 fifo status underflow kPDM FifoStatusUnderflowCh7 channel7 fifo status underflow kPDM FifoStatusOverflowCh0 channel0 fifo status overflow kPDM\_FifoStatusOverflowCh1 channel 1 fifo status overflow kPDM\_FifoStatusOverflowCh2 channel2 fifo status overflow kPDM\_FifoStatusOverflowCh3 channel3 fifo status overflow kPDM FifoStatusOverflowCh4 channel4 fifo status overflow kPDM FifoStatusOverflowCh5 channel5 fifo status overflow kPDM\_FifoStatusOverflowCh6 channel6 fifo status overflow kPDM FifoStatusOverflowCh7 channel7 fifo status overflow

# 4.0.14.4.6 enum \_pdm\_output\_status

### Enumerator

kPDM\_OutputStatusUnderFlowCh0 channel0 output status underflow kPDM\_OutputStatusUnderFlowCh1 channel1 output status underflow kPDM\_OutputStatusUnderFlowCh2 channel2 output status underflow kPDM OutputStatusUnderFlowCh3 channel3 output status underflow kPDM\_OutputStatusUnderFlowCh4 channel4 output status underflow kPDM\_OutputStatusUnderFlowCh5 channel5 output status underflow kPDM OutputStatusUnderFlowCh6 channel6 output status underflow kPDM\_OutputStatusUnderFlowCh7 channel7 output status underflow channel0 output status overflow kPDM\_OutputStatusOverFlowCh0 kPDM\_OutputStatusOverFlowCh1 channel1 output status overflow kPDM\_OutputStatusOverFlowCh2 channel2 output status overflow

kPDM\_OutputStatusOverFlowCh3
 channel3 output status overflow
 channel4 output status overflow
 channel5 output status overflow
 channel6 output status overflow
 channel6 output status overflow
 channel7 output status overflow

### 4.0.14.4.7 enum pdm\_dc\_remover\_t

#### Enumerator

kPDM\_DcRemoverCutOff21Hz DC remover cut off 21HZ.
 kPDM\_DcRemoverCutOff83Hz DC remover cut off 83HZ.
 kPDM\_DcRemoverCutOff152Hz DC remover cut off 152HZ.
 kPDM\_DcRemoverBypass DC remover bypass.

# 4.0.14.4.8 enum pdm\_df\_quality\_mode\_t

#### Enumerator

kPDM\_QualityModeMedium quality mode memdium
 kPDM\_QualityModeHigh quality mode high
 kPDM\_QualityModeLow quality mode low
 kPDM\_QualityModeVeryLow0 quality mode very low0
 kPDM\_QualityModeVeryLow1 quality mode very low1
 kPDM\_QualityModeVeryLow2 quality mode very low2

### 4.0.14.4.9 enum \_pdm\_qulaity\_mode\_k\_factor

#### Enumerator

kPDM\_QualityModeHighKFactor high quality mode K factor = 1 / 2
kPDM\_QualityModeMediumKFactor medium/very low0 quality mode K factor = 2 / 2
kPDM\_QualityModeLowKFactor low/very low1 quality mode K factor = 4 / 2
kPDM\_QualityModeVeryLow2KFactor very low2 quality mode K factor = 8 / 2

### 4.0.14.4.10 enum pdm\_df\_output\_gain\_t

#### Enumerator

kPDM\_DfOutputGain0 Decimation filter output gain 0.kPDM\_DfOutputGain1 Decimation filter output gain 1.kPDM\_DfOutputGain2 Decimation filter output gain 2.

#### MCUXpresso SDK API Reference Manual

```
    kPDM_DfOutputGain3
    becimation filter output gain 3.
    kPDM_DfOutputGain5
    becimation filter output gain 4.
    becimation filter output gain 5.
    becimation filter output gain 6.
    becimation filter output gain 6.
    becimation filter output gain 7.
    becimation filter output gain 8.
    becimation filter output gain 8.
    becimation filter output gain 9.
    becimation filter output gain 10.
    becimation filter output gain 11.
    becimation filter output gain 12.
    becimation filter output gain 12.
    becimation filter output gain 13.
    becimation filter output gain 14.
    becimation filter output gain 14.
```

### 4.0.14.4.11 enum \_pdm\_hwvad\_interrupt\_enable

#### Enumerator

*kPDM\_HwvadErrorInterruptEnable* PDM channel HWVAD error interrupt enable. *kPDM\_HwvadInterruptEnable* PDM channel HWVAD interrupt.

### 4.0.14.4.12 enum pdm hwvad int status

#### Enumerator

*kPDM\_HwvadStatusInputSaturation* HWVAD saturation condition. *kPDM\_HwvadStatusVoiceDetectFlag* HWVAD voice detect interrupt triggered.

## 4.0.14.4.13 enum pdm\_hwvad\_hpf\_config\_t

#### Enumerator

kPDM\_HwvadHpfBypassed High-pass filter bypass.
 kPDM\_HwvadHpfCutOffFreq1750Hz High-pass filter cut off frequency 1750HZ.
 kPDM\_HwvadHpfCutOffFreq215Hz High-pass filter cut off frequency 215HZ.

### 4.0.14.4.14 enum pdm\_hwvad\_filter\_status\_t

#### Enumerator

kPDM\_HwvadInternalFilterNormalOperation internal filter ready for normal operation kPDM\_HwvadInternalFilterInitial interla filter are initial

# MCUXpresso SDK API Reference Manual

# 4.0.14.4.15 enum pdm\_hwvad\_zcd\_result\_t

#### Enumerator

- **kPDM\_HwvadResultOREnergyBasedDetection** zero cross detector result will be OR with energy based detection
- **kPDM\_HwvadResultANDEnergyBasedDetection** zero cross detector result will be AND with energy based detection

#### 4.0.14.5 Function Documentation

# 4.0.14.5.1 void PDM\_Init ( PDM\_Type \* base, const pdm\_config\_t \* config )

Ungates the PDM clock, resets the module, and configures PDM with a configuration structure. The configuration structure can be custom filled or set with default values by PDM\_GetDefaultConfig().

#### Note

This API should be called at the beginning of the application to use the PDM driver. Otherwise, accessing the PDM module can cause a hard fault because the clock is not enabled.

#### **Parameters**

base	PDM base pointer
config	PDM configuration structure.

## 4.0.14.5.2 void PDM\_Deinit ( PDM\_Type \* base )

This API gates the PDM clock. The PDM module can't operate unless PDM\_Init is called to enable the clock.

#### **Parameters**

base	PDM base pointer

## 4.0.14.5.3 static void PDM\_Reset ( PDM\_Type \* base ) [inline], [static]

# Parameters

### MCUXpresso SDK API Reference Manual

base	PDM base pointer

# 4.0.14.5.4 static void PDM\_Enable ( PDM\_Type \* base, bool enable ) [inline], [static]

### **Parameters**

base	PDM base pointer
enable	True means PDM interface is enabled, false means PDM interface is disabled.

# 4.0.14.5.5 static void PDM\_EnableDoze ( PDM\_Type \* base, bool enable ) [inline], [static]

### Parameters

base	PDM base pointer
enable	True means the module will enter Disable/Low Leakage mode when ipg_doze is asserted, false means the module will not enter Disable/Low Leakage mode when ipg_doze is asserted.

# 4.0.14.5.6 static void PDM\_EnableDebugMode ( PDM\_Type \* base, bool enable ) [inline], [static]

The PDM interface cannot enter debug mode once in Disable/Low Leakage or Low Power mode.

### Parameters

base	PDM base pointer
enable	True means PDM interface enter debug mode, false means PDM interface in normal mode.

# 4.0.14.5.7 static void PDM\_EnableInDebugMode ( PDM\_Type \* base, bool enable ) [inline], [static]

NXP Semiconductors

157

base	PDM base pointer
enable	True means PDM interface is enabled debug mode, false means PDM interface is
	disabled after after completing the current frame in debug mode.

# 4.0.14.5.8 static void PDM\_EnterLowLeakageMode ( PDM\_Type \* base, bool enable ) [inline], [static]

### **Parameters**

base	PDM base pointer
enable	True means PDM interface is in disable/low leakage mode, False means PDM interface is in normal mode.

# 4.0.14.5.9 static void PDM\_EnableChannel ( PDM\_Type \* base, uint8\_t channel, bool enable ) [inline], [static]

### Parameters

base	PDM base pointer
channel	PDM channel number need to enable or disable.
enable	True means enable PDM channel, false means disable.

# 4.0.14.5.10 void PDM\_SetChannelConfig ( PDM\_Type \* base, uint32\_t channel, const pdm\_channel\_config\_t \* config )

#### **Parameters**

base	PDM base pointer
config	PDM channel configurations.
channel	channel number. after completing the current frame in debug mode.

# 4.0.14.5.11 status\_t PDM\_SetSampleRateConfig ( PDM\_Type \* base, uint32\_t sourceClock\_HZ, uint32\_t sampleRate\_HZ )

MCUXpresso SDK API Reference Manual

#### Note

This function is depend on the configuration of the PDM and PDM channel, so the correct call sequence is

```
* PDM_Init(base, pdmConfig)
* PDM_SetChannelConfig(base, channel, &channelConfig)
* PDM_SetSampleRateConfig(base, source, sampleRate)
```

### **Parameters**

base	PDM base pointer
sourceClock HZ	PDM source clock frequency.
sampleRate_H- Z	PDM sample rate.

# 4.0.14.5.12 status\_t PDM\_SetSampleRate ( PDM\_Type \* base, uint32\_t enableChannelMask, pdm\_df\_quality\_mode\_t qualityMode, uint8\_t osr, uint32\_t clkDiv )

#### **Parameters**

base	PDM base pointer
	PDM channel enable mask.
ChannelMask	
qualityMode	quality mode.
osr	cic oversample rate
clkDiv	clock divider

# 4.0.14.5.13 static uint32\_t PDM\_GetStatus ( PDM\_Type \* base ) [inline], [static]

Use the Status Mask in \_pdm\_internal\_status to get the status value needed

#### **Parameters**

base	PDM base pointer

### Returns

PDM status flag value.

# 4.0.14.5.14 static uint32\_t PDM\_GetFifoStatus ( PDM\_Type \* base ) [inline], [static]

Use the Status Mask in \_pdm\_fifo\_status to get the status value needed

base	PDM base pointer
------	------------------

## Returns

FIFO status.

# 4.0.14.5.15 static uint32\_t PDM\_GetOutputStatus ( PDM\_Type \* base ) [inline], [static]

Use the Status Mask in \_pdm\_output\_status to get the status value needed

#### **Parameters**

_	
base	PDM base pointer
Duse	PDM base pointer
	±

### Returns

output status.

# 4.0.14.5.16 static void PDM\_ClearStatus ( PDM\_Type \* base, uint32\_t mask ) [inline], [static]

### **Parameters**

base	PDM base pointer
mask	State mask. It can be a combination of the status between kPDM_StatusFrequency-
	Low and kPDM_StatusCh7FifoDataAvaliable.

# 4.0.14.5.17 static void PDM\_ClearFIFOStatus ( PDM\_Type \* base, uint32\_t mask ) [inline], [static]

#### Parameters

base	PDM base pointer
------	------------------

MCUXpresso SDK API Reference Manual

mask State mask.It can be a combination of the status in _pdm_fifo_status.	
--	--

# 4.0.14.5.18 static void PDM\_ClearOutputStatus ( PDM\_Type \* base, uint32\_t mask ) [inline], [static]

### Parameters

base	PDM base pointer
mask	State mask. It can be a combination of the status in _pdm_output_status.

# 4.0.14.5.19 void PDM\_EnableInterrupts ( PDM\_Type \* base, uint32\_t mask )

### Parameters

base	PDM base pointer
mask	<ul> <li>interrupt source The parameter can be a combination of the following sources if defined.</li> <li>kPDM_ErrorInterruptEnable</li> <li>kPDM_FIFOInterruptEnable</li> </ul>

# 4.0.14.5.20 static void PDM\_DisableInterrupts ( PDM\_Type \* base, uint32\_t mask ) [inline], [static]

### Parameters

base	PDM base pointer
mask	<ul> <li>interrupt source The parameter can be a combination of the following sources if defined.</li> <li>kPDM_ErrorInterruptEnable</li> <li>kPDM_FIFOInterruptEnable</li> </ul>

# 4.0.14.5.21 static void PDM\_EnableDMA ( PDM\_Type \* base, bool enable ) [inline], [static]

# MCUXpresso SDK API Reference Manual

base	PDM base pointer
enable	True means enable DMA, false means disable DMA.

# 4.0.14.5.22 static uint32\_t PDM\_GetDataRegisterAddress ( PDM\_Type \* base, uint32\_t channel ) [inline], [static]

This API is used to provide a transfer address for the PDM DMA transfer configuration.

### **Parameters**

base	PDM base pointer.
channel	Which data channel used.

#### Returns

data register address.

# 4.0.14.5.23 static int16\_t PDM\_ReadData ( PDM\_Type \* base, uint32\_t channel ) [inline], [static]

### Parameters

base	PDM base pointer.
channel	Data channel used.

#### Returns

Data in PDM FIFO.

# 4.0.14.5.24 void PDM\_SetHwvadConfig ( PDM\_Type \* base, const pdm\_hwvad\_config\_t \* config\_ )

#### **Parameters**

base	PDM base pointer
config	Voice activity detector configure structure pointer.

# MCUXpresso SDK API Reference Manual

4.0.14.5.25 static void PDM\_ForceHwvadOutputDisable ( PDM\_Type \* base, bool enable ) [inline], [static]

MCUXpresso SDK API Reference Manual

base	PDM base pointer
enable,true	is output force disable, false is output not force.

# 4.0.14.5.26 static void PDM\_ResetHwvad ( PDM\_Type \* base ) [inline], [static]

It will reset VADNDATA register and will clean all internal buffers, should be called when the PDM isn't running.

### Parameters

base	PDM base pointer
------	------------------

# 4.0.14.5.27 static void PDM\_EnableHwvad ( PDM\_Type \* base, bool enable ) [inline], [static]

Should be called when the PDM isn't running.

#### **Parameters**

base	PDM base pointer.
enable	True means enable voice activity detector, false means disable.

# 4.0.14.5.28 static void PDM\_EnableHwvadInterrupts ( PDM\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	PDM base pointer
mask	interrupt source The parameter can be a combination of the following sources if defined.  • kPDM_HWVADErrorInterruptEnable  • kPDM_HWVADInterruptEnable

# 4.0.14.5.29 static void PDM\_DisableHwvadInterrupts ( PDM\_Type \* base, uint32\_t mask ) [inline], [static]

165

MCUXpresso SDK API Reference Manual
NXP Semiconductors

base	PDM base pointer
mask	
	fined.
	<ul><li>kPDM_HWVADErrorInterruptEnable</li><li>kPDM_HWVADInterruptEnable</li></ul>
	Ki Bili_IIII (IIB iliteriuptBilate)

# 4.0.14.5.30 static void PDM\_ClearHwvadInterruptStatusFlags ( PDM\_Type \* base, uint32\_t mask ) [inline], [static]

## Parameters

base	PDM base pointer
mask	State mask,reference _pdm_hwvad_int_status.

# 4.0.14.5.31 static uint32\_t PDM\_GetHwvadInterruptStatusFlags ( PDM\_Type \* base ) [inline], [static]

## **Parameters**

base	PDM base pointer
------	------------------

#### Returns

status, reference \_pdm\_hwvad\_int\_status

# 4.0.14.5.32 static uint32\_t PDM\_GetHwvadInitialFlag ( PDM\_Type \* base ) [inline], [static]

#### **Parameters**

base	PDM base pointer

### Returns

initial flag.

# 4.0.14.5.33 static uint32\_t PDM\_GetHwvadVoiceDetectedFlag ( PDM\_Type \* base ) [inline], [static]

NOte: this flag is auto cleared when voice gone.

base	PDM base pointer
------	------------------

### Returns

voice detected flag.

# 4.0.14.5.34 static void PDM\_EnableHwvadSignalFilter ( PDM\_Type \* base, bool enable ) [inline], [static]

### Parameters

base	PDM base pointer
enable	True means enable signal filter, false means disable.

# 4.0.14.5.35 void PDM\_SetHwvadSignalFilterConfig ( PDM\_Type \* base, bool enableMaxBlock, uint32\_t signalGain )

### **Parameters**

base	PDM base pointer
enableMax- Block	If signal maximum block enabled.
signalGain	Gain value for the signal energy.

# 4.0.14.5.36 void PDM\_SetHwvadNoiseFilterConfig ( PDM\_Type \* base, const pdm\_hwvad\_noise\_filter\_t \* config )

### **Parameters**

base	PDM base pointer
config	Voice activity detector noise filter configure structure pointer.

# 4.0.14.5.37 static void PDM\_EnableHwvadZeroCrossDetector ( PDM\_Type \* base, bool enable ) [inline], [static]

# MCUXpresso SDK API Reference Manual

base	PDM base pointer
enable	True means enable zero cross detector, false means disable.

# 4.0.14.5.38 void PDM\_SetHwvadZeroCrossDetectorConfig ( PDM\_Type \* base, const pdm\_hwvad\_zero\_cross\_detector\_t \* config )

#### **Parameters**

base	PDM base pointer
config	Voice activity detector zero cross detector configure structure pointer.

## 4.0.14.5.39 static uint16\_t PDM\_GetNoiseData ( PDM\_Type \* base ) [inline], [static]

### **Parameters**

base	PDM base pointer.
------	-------------------

### Returns

Data in PDM noise data register.

# 4.0.14.5.40 static void PDM\_SetHwvadInternalFilterStatus ( PDM\_Type \* base, pdm\_hwvad\_filter\_status\_t status ) [inline], [static]

Note: filter initial status should be asserted for two more cycles, then set it to normal operation.

#### **Parameters**

base	PDM base pointer.
status	internal filter status.

# 4.0.14.5.41 void PDM\_TransferCreateHandle ( PDM\_Type \* base, pdm\_handle\_t \* handle, pdm\_transfer\_callback\_t callback, void \* userData )

This function initializes the handle for the PDM transactional APIs. Call this function once to get the handle initialized.

# MCUXpresso SDK API Reference Manual

base	PDM base pointer.
handle	PDM handle pointer.
callback	Pointer to the user callback function.
userData	User parameter passed to the callback function.

# 4.0.14.5.42 void PDM\_ReadNonBlocking ( PDM\_Type \* base, uint32\_t startChannel, uint32\_t channelNums, int16\_t \* buffer, size\_t size )

So the actually read data byte size in this function is (size \* 2 \* channelNums).

#### **Parameters**

base	PDM base pointer.
startChannel	start channel number.
channelNums	total enabled channelnums.
buffer	received buffer address.
size	number of 16bit data to read.

# 4.0.14.5.43 status\_t PDM\_TransferReceiveNonBlocking ( PDM\_Type \* base, pdm\_handle\_t \* handle, pdm\_transfer\_t \* xfer )

### Note

This API returns immediately after the transfer initiates. Call the PDM\_RxGetTransferStatusIR-Q to poll the transfer status and check whether the transfer is finished. If the return status is not kStatus\_PDM\_Busy, the transfer is finished.

#### **Parameters**

base	PDM base pointer
handle	Pointer to the pdm_handle_t structure which stores the transfer state.
xfer	Pointer to the pdm_transfer_t structure.

MCUXpresso SDK API Reference Manual

# Return values

kStatus_Success	Successfully started the data receive.
kStatus_PDM_Busy	Previous receive still not finished.

# 4.0.14.5.44 void PDM\_TransferAbortReceive ( PDM\_Type \* base, pdm\_handle\_t \* handle )

## Note

This API can be called when an interrupt non-blocking transfer initiates to abort the transfer early.

## Parameters

base	PDM base pointer
handle	Pointer to the pdm_handle_t structure which stores the transfer state.

# 4.0.14.5.45 void PDM\_TransferHandleIRQ ( PDM\_Type \* base, pdm\_handle\_t \* handle )

### Parameters

base	PDM base pointer.
handle	Pointer to the pdm_handle_t structure.

NXP Semiconductors

171

### 4.0.15 PDM SDMA Driver

### 4.0.15.1 Overview

#### **Data Structures**

• struct pdm\_sdma\_handle\_t

PDM DMA transfer handle, users should not touch the content of the handle. More...

# **Typedefs**

• typedef void(\* pdm\_sdma\_callback\_t )(PDM\_Type \*base, pdm\_sdma\_handle\_t \*handle, status\_t status, void \*userData)

PDM eDMA transfer callback function for finish and error.

### **Driver version**

• #define FSL\_PDM\_SDMA\_DRIVER\_VERSION (MAKE\_VERSION(2, 1, 2)) *Version 2.1.2.* 

#### eDMA Transactional

- void PDM\_TransferCreateHandleSDMA (PDM\_Type \*base, pdm\_sdma\_handle\_t \*handle, pdm\_sdma\_callback\_t callback, void \*userData, sdma\_handle\_t \*dmaHandle, uint32\_t eventSource)
   Initializes the PDM eDMA handle.
- status\_t PDM\_TransferReceiveSDMA (PDM\_Type \*base, pdm\_sdma\_handle\_t \*handle, pdm\_-transfer\_t \*xfer)

Performs a non-blocking PDM receive using eDMA.

- void PDM\_TransferAbortReceiveSDMA (PDM\_Type \*base, pdm\_sdma\_handle\_t \*handle) Aborts a PDM receive using eDMA.
- void PDM\_SetChannelConfigSDMA (PDM\_Type \*base, pdm\_sdma\_handle\_t \*handle, uint32\_t channel, const pdm\_channel\_config\_t \*config)

PDM channel configurations.

## 4.0.15.2 Data Structure Documentation

## 4.0.15.2.1 struct \_pdm\_sdma\_handle

#### **Data Fields**

sdma\_handle\_t \* dmaHandle

DMA handler for PDM send.

• uint8 t nbytes

eDMA minor byte transfer count initially configured.

• uint8\_t fifoWidth

fifo width

#### MCUXpresso SDK API Reference Manual

• uint8 t endChannel

The last enabled channel.

• uint8\_t channelNums

total channel numbers

• uint8\_t count

The transfer data count in a DMA request.

• uint32 t state

Internal state for PDM eDMA transfer.

• uint32 t eventSource

PDM event source number.

pdm\_sdma\_callback\_t callback

Callback for users while transfer finish or error occurs.

void \* userData

User callback parameter.

sdma\_buffer\_descriptor\_t bdPool [PDM\_XFER\_QUEUE\_SIZE]

BD pool for SDMA transfer.

pdm\_transfer\_t pdmQueue [PDM\_XFER\_QUEUE\_SIZE]

Transfer queue storing queued transfer.

• size\_t transferSize [PDM\_XFER\_QUEUE\_SIZE]

Data bytes need to transfer.

• volatile uint8\_t queueUser

*Index for user to queue transfer.* 

volatile uint8\_t queueDriver

Index for driver to get the transfer data and size.

#### 4.0.15.2.1.1 Field Documentation

- 4.0.15.2.1.1.1 uint8 t pdm sdma handle t::nbytes
- 4.0.15.2.1.1.2 sdma\_buffer\_descriptor\_t pdm\_sdma\_handle\_t::bdPool[PDM\_XFER\_QUEUE\_SI-ZE]
- 4.0.15.2.1.1.3 pdm transfer t pdm sdma handle t::pdmQueue[PDM XFER QUEUE SIZE]
- 4.0.15.2.1.1.4 volatile uint8 t pdm sdma handle t::queueUser
- 4.0.15.3 Function Documentation
- 4.0.15.3.1 void PDM\_TransferCreateHandleSDMA ( PDM\_Type \* base, pdm\_sdma\_handle\_t \* handle, pdm\_sdma\_callback\_t callback, void \* userData, sdma\_handle\_t \* dmaHandle, uint32 t eventSource )

This function initializes the PDM DMA handle, which can be used for other PDM master transactional APIs. Usually, for a specified PDM instance, call this API once to get the initialized handle.

NXP Semiconductors

173

base	PDM base pointer.
handle	PDM eDMA handle pointer.
base	PDM peripheral base address.
callback	Pointer to user callback function.
userData	User parameter passed to the callback function.
dmaHandle	eDMA handle pointer, this handle shall be static allocated by users.
dma	request source.

# 4.0.15.3.2 status\_t PDM\_TransferReceiveSDMA ( PDM\_Type \* base, pdm\_sdma\_handle\_t \* handle, pdm\_transfer\_t \* xfer )

### Note

This interface returns immediately after the transfer initiates. Call the PDM\_GetReceiveRemaining-Bytes to poll the transfer status and check whether the PDM transfer is finished.

### **Parameters**

base	PDM base pointer
handle	PDM eDMA handle pointer.
xfer	Pointer to DMA transfer structure.

### Return values

kStatus_Success	Start a PDM eDMA receive successfully.
kStatus_InvalidArgument	The input argument is invalid.
kStatus_RxBusy	PDM is busy receiving data.

# 4.0.15.3.3 void PDM\_TransferAbortReceiveSDMA ( PDM\_Type \* base, pdm\_sdma\_handle\_t \* handle )

# Parameters

base	PDM base pointer
handle	PDM eDMA handle pointer.

# 4.0.15.3.4 void PDM\_SetChannelConfigSDMA ( PDM\_Type \* base, pdm\_sdma\_handle\_t \* handle, uint32\_t channel, const pdm\_channel\_config\_t \* config\_)

## Parameters

base	PDM base pointer.
handle	PDM eDMA handle pointer.
channel	channel number.
config	channel configurations.

# 4.0.16 PWM: Pulse Width Modulation Driver

# 4.0.16.1 Overview

# **Modules**

• PWM Driver

## 4.0.17 PWM Driver

## 4.0.17.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Pulse Width Modulation (PWM) module of MCUXpresso SDK devices.

The function PWM\_Init() initializes the PWM with a specified configurations. The function PWM\_Get-DefaultConfig() gets the default configurations. The initialization function configures the PWM for the requested register update mode for registers with buffers.

The function PWM\_Deinit() disables the PWM counter and turns off the module clock.

# 4.0.17.2 Typical use case

# 4.0.17.2.1 PWM output

Output PWM signal on PWM3 module with different dutycycles. Periodically update the PWM signal duty cycle. Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/pwm

#### **Enumerations**

```
enum pwm_clock_source_t {
 kPWM PeripheralClock = 1U,
 kPWM HighFrequencyClock,
 kPWM_LowFrequencyClock }
    PWM clock source select.
enum pwm_fifo_water_mark_t {
 kPWM_FIFOWaterMark_1 = 0U,
 kPWM FIFOWaterMark 2,
 kPWM FIFOWaterMark 3.
 kPWM_FIFOWaterMark_4 }
    PWM FIFO water mark select.
enum pwm_byte_data_swap_t {
 kPWM_ByteNoSwap = 0U,
 kPWM_ByteSwap }
    PWM byte data swap select.
enum pwm_half_word_data_swap_t {
 kPWM_HalfWordNoSwap = 0U,
 kPWM HalfWordSwap }
    PWM half-word data swap select.
enum pwm_output_configuration_t {
 kPWM SetAtRolloverAndClearAtcomparison = 0U,
 kPWM_ClearAtRolloverAndSetAtcomparison,
 kPWM_NoConfigure }
```

```
PWM Output Configuration.
enum pwm_sample_repeat_t {
 kPWM_EachSampleOnce = 0u,
 kPWM_EachSampletwice,
 kPWM EachSampleFourTimes,
 kPWM EachSampleEightTimes }
    PWM FIFO sample repeat It determines the number of times each sample from the FIFO is to be used.
enum pwm_interrupt_enable_t {
 kPWM_FIFOEmptyInterruptEnable = (1U << 0),
 kPWM RolloverInterruptEnable = (1U \ll 1),
 kPWM CompareInterruptEnable = (1U << 2)
    List of PWM interrupt options.
enum pwm_status_flags_t {
 kPWM FIFOEmptyFlag = (1U \ll 3),
 kPWM_RolloverFlag = (1U << 4),
 kPWM_CompareFlag = (1U << 5),
 kPWM FIFOWriteErrorFlag }
    List of PWM status flags.
enum pwm_fifo_available_t {
 kPWM_NoDataInFIFOFlag = 0U,
 kPWM_OneWordInFIFOFlag,
 kPWM_TwoWordsInFIFOFlag,
 kPWM ThreeWordsInFIFOFlag,
 kPWM_FourWordsInFIFOFlag }
    List of PWM FIFO available.
```

## **Functions**

- static void PWM\_SoftwareReset (PWM\_Type \*base) Software reset.
- static void PWM\_SetPeriodValue (PWM\_Type \*base, uint32\_t value)

  Sets the PWM period value.
- static uint32\_t PWM\_GetPeriodValue (PWM\_Type \*base)
  - Gets the PWM period value.
- static uint32\_t PWM\_GetCounterValue (PWM\_Type \*base)

  Gets the PWM counter value.

#### **Driver version**

• #define FSL\_PWM\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 0)) Version 2.0.0.

#### Initialization and deinitialization

• status\_t PWM\_Init (PWM\_Type \*base, const pwm\_config\_t \*config)

Ungates the PWM clock and configures the peripheral for basic operation.

#### MCUXpresso SDK API Reference Manual

• void PWM\_Deinit (PWM\_Type \*base)

Gate the PWM submodule clock.

void PWM\_GetDefaultConfig (pwm\_config\_t \*config)

Fill in the PWM config struct with the default settings.

# PWM start and stop.

• static void PWM\_StartTimer (PWM\_Type \*base)

Starts the PWM counter when the PWM is enabled.

• static void PWM\_StopTimer (PWM\_Type \*base)

Stops the PWM counter when the pwm is disabled.

## **Interrupt Interface**

- static void PWM\_EnableInterrupts (PWM\_Type \*base, uint32\_t mask) Enables the selected PWM interrupts.
- static void PWM\_DisableInterrupts (PWM\_Type \*base, uint32\_t mask)

  Disables the selected PWM interrupts.
- static uint32\_t PWM\_GetEnabledInterrupts (PWM\_Type \*base)

  Gets the enabled PWM interrupts.

## **Status Interface**

- static uint32\_t PWM\_GetStatusFlags (PWM\_Type \*base)

  Gets the PWM status flags.
- static void PWM\_clearStatusFlags (PWM\_Type \*base, uint32\_t mask) Clears the PWM status flags.
- static uint32\_t PWM\_GetFIFOAvailable (PWM\_Type \*base)

  Gets the PWM FIFO available.

# Sample Interface

- static void PWM\_SetSampleValue (PWM\_Type \*base, uint32\_t value) Sets the PWM sample value.
- static uint32\_t PWM\_GetSampleValue (PWM\_Type \*base) Gets the PWM sample value.

## 4.0.17.3 Enumeration Type Documentation

## 4.0.17.3.1 enum pwm\_clock\_source\_t

#### Enumerator

kPWM\_PeripheralClock The Peripheral clock is used as the clock.kPWM\_HighFrequencyClock High-frequency reference clock is used as the clock.kPWM LowFrequencyClock Low-frequency reference clock(32KHz) is used as the clock.

# MCUXpresso SDK API Reference Manual

# 4.0.17.3.2 enum pwm\_fifo\_water\_mark\_t

Sets the data level at which the FIFO empty flag will be set

### Enumerator

- **kPWM\_FIFOWaterMark\_1** FIFO empty flag is set when there are more than or equal to 1 empty slots.
- **kPWM\_FIFOWaterMark\_2** FIFO empty flag is set when there are more than or equal to 2 empty slots.
- **kPWM\_FIFOWaterMark\_3** FIFO empty flag is set when there are more than or equal to 3 empty slots.
- **kPWM\_FIFOWaterMark\_4** FIFO empty flag is set when there are more than or equal to 4 empty slots.

# 4.0.17.3.3 enum pwm\_byte\_data\_swap\_t

It determines the byte ordering of the 16-bit data when it goes into the FIFO from the sample register.

## Enumerator

kPWM\_ByteNoSwap byte ordering remains the samekPWM\_ByteSwap byte ordering is reversed

## 4.0.17.3.4 enum pwm\_half\_word\_data\_swap\_t

#### Enumerator

kPWM\_HalfWordNoSwap Half word swapping does not take place.kPWM\_HalfWordSwap Half word from write data bus are swapped.

# 4.0.17.3.5 enum pwm\_output\_configuration\_t

#### Enumerator

- **kPWM\_SetAtRolloverAndClearAtcomparison** Output pin is set at rollover and cleared at comparison.
- **kPWM\_ClearAtRolloverAndSetAtcomparison** Output pin is cleared at rollover and set at comparison.

**kPWM\_NoConfigure** PWM output is disconnected.

## 4.0.17.3.6 enum pwm\_sample\_repeat\_t

#### Enumerator

**kPWM\_EachSampleOnce** Use each sample once.

**kPWM\_EachSampletwice** Use each sample twice.

**kPWM\_EachSampleFourTimes** Use each sample four times.

kPWM\_EachSampleEightTimes Use each sample eight times.

## 4.0.17.3.7 enum pwm\_interrupt\_enable\_t

#### Enumerator

kPWM\_FIFOEmptyInterruptEnable This bit controls the generation of the FIFO Empty interrupt.

**kPWM\_RolloverInterruptEnable** This bit controls the generation of the Rollover interrupt.

*kPWM\_CompareInterruptEnable* This bit controls the generation of the Compare interrupt.

# 4.0.17.3.8 enum pwm\_status\_flags\_t

#### Enumerator

**kPWM\_FIFOEmptyFlag** This bit indicates the FIFO data level in comparison to the water level set by FWM field in the control register.

**kPWM\_RolloverFlag** This bit shows that a roll-over event has occurred.

**kPWM\_CompareFlag** This bit shows that a compare event has occurred.

**kPWM\_FIFOWriteErrorFlag** This bit shows that an attempt has been made to write FIFO when it is full.

# 4.0.17.3.9 enum pwm\_fifo\_available\_t

#### Enumerator

**kPWM\_NoDataInFIFOFlag** No data available.

**kPWM\_OneWordInFIFOFlag** 1 word of data in FIFO

kPWM\_TwoWordsInFIFOFlag 2 word of data in FIFO

kPWM\_ThreeWordsInFIFOFlag 3 word of data in FIFO

kPWM\_FourWordsInFIFOFlag 4 word of data in FIFO

## 4.0.17.4 Function Documentation

# 4.0.17.4.1 status\_t PWM\_Init ( PWM\_Type \* base, const pwm\_config\_t \* config\_)

## **MCUXpresso SDK API Reference Manual**

#### Note

This API should be called at the beginning of the application using the PWM driver.

#### **Parameters**

base	PWM peripheral base address
config	Pointer to user's PWM config structure.

## Returns

kStatus\_Success means success; else failed.

# 4.0.17.4.2 void PWM\_Deinit ( PWM\_Type \* base )

#### **Parameters**

base	PWM peripheral base address
------	-----------------------------

# 4.0.17.4.3 void PWM GetDefaultConfig ( pwm config t \* config )

The default values are:

```
* config->enableStopMode = false;
* config->enableDozeMode = false;
* config->enableWaitMode = false;
* config->enableDozeMode = false;
* config->enableDozeMode = false;
* config->clockSource = kPWM_LowFrequencyClock;
* config->prescale = OU;
* config->outputConfig = kPWM_SetAtRolloverAndClearAtcomparison;
* config->fifoWater = kPWM_FIFOWaterMark_2;
* config->sampleRepeat = kPWM_EachSampleOnce;
* config->byteSwap = kPWM_ByteNoSwap;
* config->halfWordSwap = kPWM_HalfWordNoSwap;
* config->halfWordSwap = kPWM_HalfWordNoSwap;
```

## Parameters

```
config Pointer to user's PWM config structure.
```

# 4.0.17.4.4 static void PWM\_StartTimer( PWM\_Type \* base ) [inline], [static]

When the PWM is enabled, it begins a new period, the output pin is set to start a new period while the prescaler and counter are released and counting begins.

# **MCUXpresso SDK API Reference Manual**

base	PWM peripheral base address
------	-----------------------------

# 4.0.17.4.5 static void PWM StopTimer ( PWM Type \* base ) [inline], [static]

#### **Parameters**

base	PWM peripheral base address
------	-----------------------------

# 4.0.17.4.6 static void PWM\_SoftwareReset ( PWM\_Type \* base ) [inline], [static]

PWM is reset when this bit is set to 1. It is a self clearing bit. Setting this bit resets all the registers to their reset values except for the STOPEN, DOZEN, WAITEN, and DBGEN bits in this control register.

## **Parameters**

base	PWM peripheral base address
------	-----------------------------

# 4.0.17.4.7 static void PWM\_EnableInterrupts ( PWM\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	PWM peripheral base address
mask	The interrupts to enable. This is a logical OR of members of the enumeration pwminterrupt_enable_t

# 4.0.17.4.8 static void PWM\_DisableInterrupts ( PWM\_Type \* base, uint32\_t mask ) [inline], [static]

# **Parameters**

_		
	base	PWM peripheral base address

MCUXpresso SDK API Reference Manual

mask The interrupts to disable. This is a logical OR of members of the enumeration pwm\_interrupt\_enable\_t

# 4.0.17.4.9 static uint32\_t PWM\_GetEnabledInterrupts ( PWM\_Type \* base ) [inline], [static]

## **Parameters**

hasa	PWM peripheral base address
base	PWM peripheral base address

#### Returns

The enabled interrupts. This is the logical OR of members of the enumeration pwm\_interrupt\_enable\_t

# 4.0.17.4.10 static uint32\_t PWM\_GetStatusFlags ( PWM\_Type \* base ) [inline], [static]

## Parameters

base	PWM peripheral base address

#### Returns

The status flags. This is the logical OR of members of the enumeration pwm\_status\_flags\_t

# 4.0.17.4.11 static void PWM\_clearStatusFlags ( PWM\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	PWM peripheral base address
mask	The status flags to clear. This is a logical OR of members of the enumeration pwm
	status_flags_t

# 4.0.17.4.12 static uint32\_t PWM\_GetFIFOAvailable ( PWM\_Type \* base ) [inline], [static]

MCUXpresso SDK API Reference Manual

base	PWM peripheral base address
------	-----------------------------

# Returns

The status flags. This is the logical OR of members of the enumeration pwm\_fifo\_available\_t

# 4.0.17.4.13 static void PWM\_SetSampleValue ( PWM\_Type \* base, uint32\_t value ) [inline], [static]

## **Parameters**

base	PWM peripheral base address
	The sample value. This is the input to the $4x16$ FIFO. The value in this register denotes the value of the sample being currently used.

# 4.0.17.4.14 static uint32\_t PWM\_GetSampleValue ( PWM\_Type \* base ) [inline], [static]

## **Parameters**

	base	PWM peripheral base address	
--	------	-----------------------------	--

## Returns

The sample value. It can be read only when the PWM is enable.

# 4.0.17.4.15 static void PWM\_SetPeriodValue ( PWM\_Type \* base, uint32\_t value ) [inline], [static]

# Parameters

base	PWM peripheral base address	
mask	The period value. The PWM period register (PWM_PWMPR) determines the period	
	of the PWM output signal. Writing 0xFFFF to this register will achieve the same	
	result as writing $0xFFFE$ . PWMO (Hz) = PCLK(Hz) / (period +2)	

# 4.0.17.4.16 static uint32\_t PWM\_GetPeriodValue( PWM\_Type \* base ) [inline], [static]

# MCUXpresso SDK API Reference Manual

base	PWM peripheral base address
------	-----------------------------

# Returns

The period value. The PWM period register (PWM\_PWMPR) determines the period of the PWM output signal.

# 4.0.17.4.17 static uint32\_t PWM\_GetCounterValue ( PWM\_Type \* base ) [inline], [static]

## Parameters

base	PWM peripheral base address
------	-----------------------------

# Returns

The counter value. The current count value.

# 4.0.18 UART: Universal Asynchronous Receiver/Transmitter Driver

# 4.0.18.1 Overview

# **Modules**

- UART Driver
- UART FreeRTOS Driver UART SDMA Driver

# 4.0.19 UART Driver

#### 4.0.19.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Universal Asynchronous Receiver/Transmitter (UART) module of MCUXpresso SDK devices.

The UART driver includes functional APIs and transactional APIs.

Functional APIs are used for UART initialization/configuration/operation for the purpose of optimization/customization. Using the functional API requires the knowledge of the UART peripheral and how to organize functional APIs to meet the application requirements. All functional APIs use the peripheral base address as the first parameter. UART functional operation groups provide the functional API set.

Transactional APIs can be used to enable the peripheral quickly and in the application if the code size and performance of transactional APIs can satisfy the requirements. If the code size and performance are critical requirements, see the transactional API implementation and write custom code. All transactional APIs use the uart\_handle\_t as the second parameter. Initialize the handle by calling the UART\_Transfer-CreateHandle() API.

Transactional APIs support asynchronous transfer, which means that the functions UART\_TransferSend-NonBlocking() and UART\_TransferReceiveNonBlocking() set up an interrupt for data transfer. When the transfer completes, the upper layer is notified through a callback function with the kStatus\_UART\_TxIdle and kStatus\_UART\_RxIdle.

Transactional receive APIs support the ring buffer. Prepare the memory for the ring buffer and pass in the start address and size while calling the UART\_TransferCreateHandle(). If passing NULL, the ring buffer feature is disabled. When the ring buffer is enabled, the received data is saved to the ring buffer in the background. The UART\_TransferReceiveNonBlocking() function first gets data from the ring buffer. If the ring buffer does not have enough data, the function first returns the data in the ring buffer and then saves the received data to user memory. When all data is received, the upper layer is informed through a callback with the kStatus UART RxIdle.

If the receive ring buffer is full, the upper layer is informed through a callback with the kStatus\_UART\_RxRingBufferOverrun. In the callback function, the upper layer reads data out from the ring buffer. If not, existing data is overwritten by the new data.

The ring buffer size is specified when creating the handle. Note that one byte is reserved for the ring buffer maintenance. When creating handle using the following code.

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/uart In this example, the buffer size is 32, but only 31 bytes are used for saving data.

## 4.0.19.2 Typical use case

#### 4.0.19.2.1 UART Send/receive using a polling method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/uart

## 4.0.19.2.2 UART Send/receive using an interrupt method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/uart

## 4.0.19.2.3 UART Receive using the ringbuffer feature

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/uart

## 4.0.19.2.4 UART automatic baud rate detect feature

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/uart

## **Data Structures**

```
    struct uart_config_t
        UART configuration structure. More...
    struct uart_transfer_t
        UART transfer structure. More...
    struct uart_handle_t
        UART handle structure. More...
```

# **Typedefs**

• typedef void(\* uart\_transfer\_callback\_t )(UART\_Type \*base, uart\_handle\_t \*handle, status\_t status, void \*userData)

UART transfer callback function.

#### **Enumerations**

```
• enum {
    kStatus_UART_TxBusy = MAKE_STATUS(kStatusGroup_IUART, 0),
    kStatus_UART_RxBusy = MAKE_STATUS(kStatusGroup_IUART, 1),
    kStatus_UART_TxIdle = MAKE_STATUS(kStatusGroup_IUART, 2),
    kStatus_UART_RxIdle = MAKE_STATUS(kStatusGroup_IUART, 3),
    kStatus_UART_TxWatermarkTooLarge = MAKE_STATUS(kStatusGroup_IUART, 4),
    kStatus_UART_RxWatermarkTooLarge = MAKE_STATUS(kStatusGroup_IUART, 5),
    kStatus_UART_FlagCannotClearManually,
    kStatus_UART_Error = MAKE_STATUS(kStatusGroup_IUART, 7),
    kStatus_UART_RxRingBufferOverrun = MAKE_STATUS(kStatusGroup_IUART, 8),
    kStatus_UART_RxHardwareOverrun = MAKE_STATUS(kStatusGroup_IUART, 9),
    kStatus_UART_NoiseError = MAKE_STATUS(kStatusGroup_IUART, 10),
    kStatus_UART_FramingError = MAKE_STATUS(kStatusGroup_IUART, 11),
    kStatus_UART_ParityError = MAKE_STATUS(kStatusGroup_IUART, 12),
    kStatus_UART_ParityError = MAKE_STATUS(kStatusGroup_IUART, 12),
    kStatus_UART_BaudrateNotSupport,
```

#### MCUXpresso SDK API Reference Manual

```
kStatus UART BreakDetect = MAKE STATUS(kStatusGroup IUART, 14) }
    Error codes for the UART driver.
enum uart_data_bits_t {
 kUART_SevenDataBits = 0x0U,
 kUART_EightDataBits = 0x1U }
    UART data bits count.
enum uart_parity_mode_t {
 kUART_ParityDisabled = 0x0U,
 kUART_ParityEven = 0x2U,
 kUART_ParityOdd = 0x3U }
    UART parity mode.
enum uart_stop_bit_count_t {
 kUART_OneStopBit = 0x0U,
 kUART_TwoStopBit = 0x1U }
    UART stop bit count.
enum uart_idle_condition_t {
 kUART_IdleFor4Frames = 0x0U,
 kUART_IdleFor8Frames = 0x1U,
 kUART_IdleFor16Frames = 0x2U,
 kUART IdleFor32Frames = 0x3U }
    UART idle condition detect.
• enum _uart_interrupt_enable
    This structure contains the settings for all of the UART interrupt configurations.
enum _uart_flags {
```

MCUXpresso SDK API Reference Manual

```
kUART_RxCharReadyFlag = 0x00000000FU.
kUART_RxErrorFlag = 0x00000000EU,
kUART RxOverrunErrorFlag = 0x0000000DU,
kUART_RxFrameErrorFlag = 0x0000000CU,
kUART RxBreakDetectFlag = 0x0000000BU,
kUART_RxParityErrorFlag = 0x0000000AU,
kUART_ParityErrorFlag = 0x0094000FU,
kUART_RtsStatusFlag = 0x0094000EU,
kUART TxReadyFlag = 0x0094000DU,
kUART_RtsDeltaFlag = 0x0094000CU,
kUART_EscapeFlag = 0x0094000BU,
kUART FrameErrorFlag = 0x0094000AU,
kUART_RxReadyFlag = 0x00940009U,
kUART\_AgingTimerFlag = 0x00940008U,
kUART_DtrDeltaFlag = 0x00940007U,
kUART RxDsFlag = 0x00940006U,
kUART tAirWakeFlag = 0x00940005U,
kUART_AwakeFlag = 0x00940004U,
kUART_Rs485SlaveAddrMatchFlag = 0x00940003U,
kUART AutoBaudFlag = 0x0098000FU,
kUART_TxEmptyFlag = 0x0098000EU,
kUART DtrFlag = 0x0098000DU,
kUART_IdleFlag = 0x0098000CU,
kUART AutoBaudCntStopFlag = 0x0098000BU,
kUART_RiDeltaFlag = 0x0098000AU,
kUART_RiFlag = 0x00980009U,
kUART_IrFlag = 0x00980008U,
kUART WakeFlag = 0x00980007U,
kUART_DcdDeltaFlag = 0x00980006U,
kUART_DcdFlag = 0x00980005U,
kUART_RtsFlag = 0x00980004U,
kUART_TxCompleteFlag = 0x00980003U,
kUART BreakDetectFlag = 0x00980002U,
kUART_RxOverrunFlag = 0x00980001U,
kUART RxDataReadyFlag = 0x00980000U }
  UART status flags.
```

#### **Functions**

• uint32\_t UART\_GetInstance (UART\_Type \*base)

Get the UART instance from peripheral base address.

# MCUXpresso SDK API Reference Manual

## **Variables**

• uint32\_t uart\_config\_t::baudRate\_Bps

UART baud rate.

• uart\_parity\_mode\_t uart\_config\_t::parityMode

Parity error check mode of this module.

• uart\_data\_bits\_t uart\_config\_t::dataBitsCount

Data bits count, eight (default), seven.

uart\_stop\_bit\_count\_t uart\_config\_t::stopBitCount

Number of stop bits in one frame.

• uint8\_t uart\_config\_t::txFifoWatermark

TX FIFO watermark.

• uint8\_t uart\_config\_t::rxFifoWatermark

RX FIFO watermark.

• bool uart\_config\_t::enableAutoBaudRate

Enable automatic baud rate detection.

bool uart\_config\_t::enableTx

Enable TX.

bool uart\_config\_t::enableRx

Enable RX.

• uint8 t \* uart transfer t::data

The buffer of data to be transfer.

size\_t uart\_transfer\_t::dataSize

The byte count to be transfer.

• uint8\_t \*volatile uart\_handle\_t::txData

Address of remaining data to send.

• volatile size\_t uart\_handle\_t::txDataSize

Size of the remaining data to send.

size\_t uart\_handle\_t::txDataSizeAll

Size of the data to send out.

• uint8\_t \*volatile uart\_handle\_t::rxData

Address of remaining data to receive.

• volatile size t uart handle t::rxDataSize

Size of the remaining data to receive.

• size\_t uart\_handle\_t::rxDataSizeAll

Size of the data to receive.

• uint8\_t \* uart\_handle\_t::rxRingBuffer

Start address of the receiver ring buffer.

• size\_t uart\_handle\_t::rxRingBufferSize

Size of the ring buffer.

volatile uint16\_t uart\_handle\_t::rxRingBufferHead

*Index for the driver to store received data into ring buffer.* 

• volatile uint16\_t uart\_handle\_t::rxRingBufferTail

*Index for the user to get data from the ring buffer.* 

uart\_transfer\_callback\_t uart\_handle\_t::callback

Callback function.

void \* uart handle t::userData

UART callback function parameter.

volatile uint8\_t uart\_handle\_t::txState

TX transfer state.

• volatile uint8 t uart handle t::rxState

RX transfer state.

#### **Driver version**

• #define FSL\_UART\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 2))

UART driver version 2.0.2.

# **Software Reset**

• static void UART\_SoftwareReset (UART\_Type \*base)

Resets the UART using software.

## Initialization and deinitialization

- status\_t UART\_Init (UART\_Type \*base, const uart\_config\_t \*config, uint32\_t srcClock\_Hz)

  Initializes an UART instance with the user configuration structure and the peripheral clock.
- void UART\_Deinit (UART\_Type \*base)

Deinitializes a UART instance.

- void UART\_GetDefaultConfig (uart\_config\_t \*config)
- status\_t <u>UART\_SetBaudRate</u> (<u>UART\_Type</u> \*base, uint32\_t baudRate\_Bps, uint32\_t srcClock\_Hz) Sets the UART instance baud rate.
- static void <a href="UART\_Enable">UART\_Type</a> \*base)

This function is used to Enable the UART Module.

- static void UART\_SetIdleCondition (UART\_Type \*base, uart\_idle\_condition\_t condition)

  This function is used to configure the IDLE line condition.
- static void UART\_Disable (UART\_Type \*base)

This function is used to Disable the UART Module.

#### **Status**

- bool UART\_GetStatusFlag (UART\_Type \*base, uint32\_t flag)
  - This function is used to get the current status of specific UART status flag(including interrupt flag).
- void UART\_ClearStatusFlag (UART\_Type \*base, uint32\_t flag)

This function is used to clear the current status of specific UART status flag.

# Interrupts

- void UART\_EnableInterrupts (UART\_Type \*base, uint32\_t mask)
  - Enables UART interrupts according to the provided mask.
- void UART DisableInterrupts (UART Type \*base, uint32 t mask)

Disables the UART interrupts according to the provided mask.

• uint32\_t UART\_GetEnabledInterrupts (UART\_Type \*base)

Gets enabled UART interrupts.

# **Bus Operations**

• static void UART\_EnableTx (UART\_Type \*base, bool enable)

Enables or disables the UART transmitter.

• static void UART\_EnableRx (UART\_Type \*base, bool enable)

Enables or disables the UART receiver.

• static void UART\_WriteByte (UART\_Type \*base, uint8\_t data)

Writes to the transmitter register.

• static uint8\_t UART\_ReadByte (UART\_Type \*base)

Reads the receiver register.

• void UART\_WriteBlocking (UART\_Type \*base, const uint8\_t \*data, size\_t length)

Writes to the TX register using a blocking method.

• status\_t <u>UART\_ReadBlocking</u> (<u>UART\_Type</u> \*base, uint8\_t \*data, size\_t length)

Read RX data register using a blocking method.

#### **Transactional**

• void UART\_TransferCreateHandle (UART\_Type \*base, uart\_handle\_t \*handle, uart\_transfer\_callback\_t callback, void \*userData)

Initializes the UART handle.

• void UART\_TransferStartRingBuffer (UART\_Type \*base, uart\_handle\_t \*handle, uint8\_t \*ring-Buffer, size\_t ringBufferSize)

Sets up the RX ring buffer.

• void UART\_TransferStopRingBuffer (UART\_Type \*base, uart\_handle\_t \*handle)

Aborts the background transfer and uninstalls the ring buffer.

• size t UART TransferGetRxRingBufferLength (uart handle t \*handle)

Get the length of received data in RX ring buffer.

• status\_t\_UART\_TransferSendNonBlocking (UART\_Type \*base, uart\_handle\_t \*handle, uart\_transfer t \*xfer)

*Transmits a buffer of data using the interrupt method.* 

• void UART TransferAbortSend (UART Type \*base, uart handle t \*handle)

Aborts the interrupt-driven data transmit.

• status\_t UART\_TransferGetSendCount (UART\_Type \*base, uart\_handle\_t \*handle, uint32\_t \*count)

Gets the number of bytes written to the UART TX register.

• status\_t UART\_TransferReceiveNonBlocking (UART\_Type \*base, uart\_handle\_t \*handle, uart\_transfer\_t \*xfer, size\_t \*receivedBytes)

Receives a buffer of data using an interrupt method.

• void UART\_TransferAbortReceive (UART\_Type \*base, uart\_handle\_t \*handle)

Aborts the interrupt-driven data receiving.

status\_t UART\_TransferGetReceiveCount (UART\_Type \*base, uart\_handle\_t \*handle, uint32\_-t \*count)

Gets the number of bytes that have been received.

• void UART\_TransferHandleIRQ (UART\_Type \*base, uart\_handle\_t \*handle) UART IRO handle function.

# **DMA** control functions.

• static void UART\_EnableTxDMA (UART\_Type \*base, bool enable)

#### MCUXpresso SDK API Reference Manual

Enables or disables the UART transmitter DMA request.

• static void UART\_EnableRxDMA (UART\_Type \*base, bool enable)

Enables or disables the UART receiver DMA request.

#### FIFO control functions.

- static void UART\_SetTxFifoWatermark (UART\_Type \*base, uint8\_t watermark)

  This function is used to set the watermark of UART Tx FIFO.
- static void UART\_SetRxFifoWatermark (UART\_Type \*base, uint8\_t watermark)

  This function is used to set the watermark of UART Rx FIFO.

#### Auto baud rate detection.

• static void UART\_EnableAutoBaudRate (UART\_Type \*base, bool enable)

This function is used to set the enable condition of Automatic Baud Rate Detection feature.

• static bool UART\_IsAutoBaudRateComplete (UART\_Type \*base)

This function is used to read if the automatic baud rate detection has finished.

## 4.0.19.3 Data Structure Documentation

# 4.0.19.3.1 struct uart\_config\_t

#### **Data Fields**

• uint32\_t baudRate\_Bps

UART baud rate.

uart\_parity\_mode\_t parityMode

Parity error check mode of this module.

• uart data bits t dataBitsCount

Data bits count, eight (default), seven.

• uart\_stop\_bit\_count\_t stopBitCount

Number of stop bits in one frame.

• uint8 t txFifoWatermark

TX FIFO watermark.

• uint8 t rxFifoWatermark

RX FIFO watermark.

bool enableAutoBaudRate

Enable automatic baud rate detection.

bool enableTx

Enable TX.

bool enableRx

Enable RX.

## 4.0.19.3.2 struct uart\_transfer\_t

#### **Data Fields**

• uint8 t \* data

The buffer of data to be transfer.

• size\_t dataSize

The byte count to be transfer.

# 4.0.19.3.3 struct \_uart\_handle

Forward declaration of the handle typedef.

#### **Data Fields**

• uint8\_t \*volatile txData

Address of remaining data to send.

• volatile size\_t txDataSize

Size of the remaining data to send.

size\_t txDataSizeAll

Size of the data to send out.

• uint8 t \*volatile rxData

Address of remaining data to receive.

• volatile size\_t rxDataSize

Size of the remaining data to receive.

• size t rxDataSizeAll

Size of the data to receive.

• uint8\_t \* rxRingBuffer

Start address of the receiver ring buffer.

• size\_t rxRingBufferSize

Size of the ring buffer.

• volatile uint16\_t rxRingBufferHead

*Index for the driver to store received data into ring buffer.* 

• volatile uint16\_t rxRingBufferTail

*Index for the user to get data from the ring buffer.* 

• uart\_transfer\_callback\_t callback

Callback function.

void \* userData

UART callback function parameter.

• volatile uint8\_t txState

TX transfer state.

• volatile uint8\_t rxState

RX transfer state.

## 4.0.19.4 Macro Definition Documentation

4.0.19.4.1 #define FSL\_UART\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 2))

# 4.0.19.5 Typedef Documentation

4.0.19.5.1 typedef void(\* uart\_transfer\_callback\_t)(UART\_Type \*base, uart\_handle\_t \*handle, status t status, void \*userData)

# 4.0.19.6 Enumeration Type Documentation

#### 4.0.19.6.1 anonymous enum

#### Enumerator

*kStatus\_UART\_TxBusy* Transmitter is busy.

kStatus\_UART\_RxBusy Receiver is busy.

kStatus\_UART\_TxIdle UART transmitter is idle.

kStatus\_UART\_RxIdle UART receiver is idle.

**kStatus\_UART\_TxWatermarkTooLarge** TX FIFO watermark too large.

kStatus\_UART\_RxWatermarkTooLarge RX FIFO watermark too large.

kStatus\_UART\_FlagCannotClearManually UART flag can't be manually cleared.

kStatus\_UART\_Error Error happens on UART.

kStatus\_UART\_RxRingBufferOverrun UART RX software ring buffer overrun.

kStatus\_UART\_RxHardwareOverrun UART RX receiver overrun.

kStatus\_UART\_NoiseError UART noise error.

**kStatus\_UART\_FramingError** UART framing error.

kStatus UART ParityError UART parity error.

kStatus\_UART\_BaudrateNotSupport Baudrate is not support in current clock source.

kStatus\_UART\_BreakDetect Receiver detect BREAK signal.

## 4.0.19.6.2 enum uart\_data\_bits\_t

## Enumerator

kUART\_SevenDataBits Seven data bit.

kUART\_EightDataBits Eight data bit.

# 4.0.19.6.3 enum uart\_parity\_mode\_t

#### Enumerator

**kUART\_ParityDisabled** Parity disabled.

kUART\_ParityEven Even error check is selected.

*kUART\_ParityOdd* Odd error check is selected.

## MCUXpresso SDK API Reference Manual

## 4.0.19.6.4 enum uart\_stop\_bit\_count\_t

#### Enumerator

kUART\_OneStopBit One stop bit.kUART\_TwoStopBit Two stop bits.

#### 4.0.19.6.5 enum uart idle condition t

#### Enumerator

kUART\_IdleFor4Frames Idle for more than 4 frames.
 kUART\_IdleFor8Frames Idle for more than 8 frames.
 kUART\_IdleFor16Frames Idle for more than 16 frames.
 kUART\_IdleFor32Frames Idle for more than 32 frames.

## 4.0.19.6.6 enum \_uart\_interrupt\_enable

### 4.0.19.6.7 enum uart flags

This provides constants for the UART status flags for use in the UART functions.

#### Enumerator

kUART\_RxCharReadyFlag Rx Character Ready Flag.

kUART RxErrorFlag Rx Error Detect Flag.

kUART\_RxOverrunErrorFlag Rx Overrun Flag.

kUART RxFrameErrorFlag Rx Frame Error Flag.

kUART\_RxBreakDetectFlag Rx Break Detect Flag.

kUART\_RxParityErrorFlag Rx Parity Error Flag.

**kUART\_ParityErrorFlag** Parity Error Interrupt Flag.

kUART RtsStatusFlag RTS B Pin Status Flag.

kUART\_TxReadyFlag Transmitter Ready Interrupt/DMA Flag.

kUART\_RtsDeltaFlag RTS Delta Flag.

kUART\_EscapeFlag Escape Sequence Interrupt Flag.

**kUART\_FrameErrorFlag** Frame Error Interrupt Flag.

kUART\_RxReadyFlag Receiver Ready Interrupt/DMA Flag.

kUART\_AgingTimerFlag Aging Timer Interrupt Flag.

kUART DtrDeltaFlag DTR Delta Flag.

kUART\_RxDsFlag Receiver IDLE Interrupt Flag.

kUART\_tAirWakeFlag Asynchronous IR WAKE Interrupt Flag.

kUART AwakeFlag Asynchronous WAKE Interrupt Flag.

kUART\_Rs485SlaveAddrMatchFlag RS-485 Slave Address Detected Interrupt Flag.

kUART\_AutoBaudFlag Automatic Baud Rate Detect Complete Flag.

#### MCUXpresso SDK API Reference Manual

kUART\_TxEmptyFlag Transmit Buffer FIFO Empty.

kUART\_DtrFlag DTR edge triggered interrupt flag.

kUART\_IdleFlag Idle Condition Flag.

kUART\_AutoBaudCntStopFlag Auto-baud Counter Stopped Flag.

kUART\_RiDeltaFlag Ring Indicator Delta Flag.

kUART\_RiFlag Ring Indicator Input Flag.

kUART\_IrFlag Serial Infrared Interrupt Flag.

kUART\_WakeFlag Wake Flag.

kUART\_DcdDeltaFlag Data Carrier Detect Delta Flag.

kUART\_DcdFlag Data Carrier Detect Input Flag.

kUART\_RtsFlag RTS Edge Triggered Interrupt Flag.

kUART\_TxCompleteFlag Transmitter Complete Flag.

kUART\_BreakDetectFlag BREAK Condition Detected Flag.

kUART\_RxOverrunFlag Overrun Error Flag.

kUART\_RxDataReadyFlag Receive Data Ready Flag.

# 4.0.19.7 Function Documentation

# 4.0.19.7.1 uint32\_t UART\_GetInstance ( UART\_Type \* base )

#### **Parameters**

base	UART peripheral base address.
------	-------------------------------

#### Returns

UART instance.

# 4.0.19.7.2 static void UART\_SoftwareReset ( UART\_Type \* base ) [inline], [static]

This function resets the transmit and receive state machines, all FIFOs and register USR1, USR2, UBIR, UBMR, UBRC, URXD, UTXD and UTS[6-3]

#### **Parameters**

base	UART peripheral base address.
------	-------------------------------

# 4.0.19.7.3 status\_t UART\_Init ( UART\_Type \* base, const uart\_config\_t \* config, uint32\_t srcClock\_Hz )

This function configures the UART module with user-defined settings. Call the UART\_GetDefault-Config() function to configure the configuration structure and get the default configuration. The example below shows how to use this API to configure the UART.

#### MCUXpresso SDK API Reference Manual

```
* uart_config_t uartConfig;
* uartConfig.baudRate_Bps = 115200U;
* uartConfig.parityMode = kUART_ParityDisabled;
* uartConfig.dataBitsCount = kUART_EightDataBits;
* uartConfig.stopBitCount = kUART_OneStopBit;
* uartConfig.txFifoWatermark = 2;
* uartConfig.rxFifoWatermark = 1;
* uartConfig.enableAutoBaudrate = false;
* uartConfig.enableTx = true;
* uartConfig.enableRx = true;
* UART_Init(UART1, &uartConfig, 24000000U);
**
```

base	UART peripheral base address.
config	Pointer to a user-defined configuration structure.
srcClock_Hz	UART clock source frequency in HZ.

#### Return values

kStatus_Success	UART initialize succeed
-----------------	-------------------------

# 4.0.19.7.4 void UART\_Deinit ( UART\_Type \* base )

This function waits for transmit to complete, disables TX and RX, and disables the UART clock.

#### **Parameters**

base UART peripheral base address.	base
------------------------------------	------

# 4.0.19.7.5 void UART\_GetDefaultConfig ( uart\_config\_t \* config )

Gets the default configuration structure.

This function initializes the UART configuration structure to a default value. The default values are: uartConfig->baudRate\_Bps = 115200U; uartConfig->parityMode = kUART\_ParityDisabled; uartConfig->dataBitsCount = kUART\_EightDataBits; uartConfig->stopBitCount = kUART\_OneStopBit; uartConfig->txFifoWatermark = 2; uartConfig->rxFifoWatermark = 1; uartConfig->enableAutoBaudrate = flase; uartConfig->enableTx = false; uartConfig->enableRx = false;

#### **Parameters**

config Pointer to a configuration structure.	
--	--

# 4.0.19.7.6 status\_t UART\_SetBaudRate ( UART\_Type \* base, uint32\_t baudRate\_Bps, uint32\_t srcClock\_Hz )

This function configures the UART module baud rate. This function is used to update the UART module baud rate after the UART module is initialized by the UART\_Init.

```
* UART_SetBaudRate(UART1, 115200U, 20000000U);
```

#### **Parameters**

base	UART peripheral base address.
baudRate_Bps	UART baudrate to be set.
srcClock_Hz	UART clock source frequency in Hz.

# Return values

kStatus_UART_Baudrate-	Baudrate is not support in the current clock source.
NotSupport	
kStatus_Success	Set baudrate succeeded.

# 4.0.19.7.7 static void UART\_Enable ( UART\_Type \* base ) [inline], [static]

## Parameters

base	UART base pointer.
buse	Office pointer.

# 4.0.19.7.8 static void UART\_SetIdleCondition ( UART\_Type \* base, uart\_idle\_condition\_t condition ) [inline], [static]

Parameters

# MCUXpresso SDK API Reference Manual

base	UART base pointer.
condition	IDLE line detect condition of the enumerators in _uart_idle_condition.

# 4.0.19.7.9 static void UART\_Disable ( UART\_Type \* base ) [inline], [static]

#### **Parameters**

base	UART base pointer.
------	--------------------

# 4.0.19.7.10 bool UART\_GetStatusFlag ( UART\_Type \* base, uint32\_t flag )

The available status flag can be select from uart\_status\_flag\_t enumeration.

#### **Parameters**

base	UART base pointer.
flag	Status flag to check.

## Return values

current	state of corresponding status flag.

# 4.0.19.7.11 void UART\_ClearStatusFlag ( UART\_Type \* base, uint32\_t flag )

The available status flag can be select from uart\_status\_flag\_t enumeration.

#### **Parameters**

base	UART base pointer.
flag	Status flag to clear.

# 4.0.19.7.12 void UART\_EnableInterrupts ( UART\_Type \* base, uint32\_t mask )

This function enables the UART interrupts according to the provided mask. The mask is a logical OR of enumeration members. See <u>\_uart\_interrupt\_enable</u>. For example, to enable TX empty interrupt and RX data ready interrupt, do the following.

\* UART\_EnableInterrupts(UART1,kUART\_TxEmptyEnable | kUART\_RxDataReadyEnable);

# **MCUXpresso SDK API Reference Manual**

base	UART peripheral base address.
mask	The interrupts to enable. Logical OR of _uart_interrupt_enable.

# 4.0.19.7.13 void UART\_DisableInterrupts ( UART\_Type \* base, uint32\_t mask )

This function disables the UART interrupts according to the provided mask. The mask is a logical OR of enumeration members. See <u>\_uart\_interrupt\_enable</u>. For example, to disable TX empty interrupt and RX data ready interrupt do the following.

```
* UART_EnableInterrupts(UART1,kUART_TxEmptyEnable | kUART_RxDataReadyEnable);
*
```

#### **Parameters**

base	UART peripheral base address.
mask	The interrupts to disable. Logical OR of _uart_interrupt_enable.

# 4.0.19.7.14 uint32\_t UART\_GetEnabledInterrupts ( UART\_Type \* base )

This function gets the enabled UART interrupts. The enabled interrupts are returned as the logical OR value of the enumerators <u>\_uart\_interrupt\_enable</u>. To check a specific interrupt enable status, compare the return value with enumerators in <u>\_uart\_interrupt\_enable</u>. For example, to check whether the TX empty interrupt is enabled:

```
* uint32_t enabledInterrupts = UART_GetEnabledInterrupts(UART1);

* 
if (kUART_TxEmptyEnable & enabledInterrupts)

* 
{
    ...
    }
```

#### **Parameters**

base	UART peripheral base address.

#### Returns

UART interrupt flags which are logical OR of the enumerators in \_uart\_interrupt\_enable.

# 4.0.19.7.15 static void UART\_EnableTx ( UART\_Type \* base, bool enable ) [inline], [static]

This function enables or disables the UART transmitter.

# **MCUXpresso SDK API Reference Manual**

base	UART peripheral base address.
enable	True to enable, false to disable.

# 4.0.19.7.16 static void UART\_EnableRx ( UART\_Type \* base, bool enable ) [inline], [static]

This function enables or disables the UART receiver.

#### **Parameters**

base	UART peripheral base address.
enable	True to enable, false to disable.

# 4.0.19.7.17 static void UART\_WriteByte ( UART\_Type \* base, uint8\_t data ) [inline], [static]

This function is used to write data to transmitter register. The upper layer must ensure that the TX register is empty or that the TX FIFO has room before calling this function.

#### **Parameters**

base	UART peripheral base address.
data	Data write to the TX register.

# 4.0.19.7.18 static uint8\_t UART\_ReadByte ( UART\_Type \* base ) [inline], [static]

This function is used to read data from receiver register. The upper layer must ensure that the receiver register is full or that the RX FIFO has data before calling this function.

## **Parameters**

base	UART peripheral base address.
------	-------------------------------

## Returns

Data read from data register.

# 4.0.19.7.19 void UART\_WriteBlocking ( UART\_Type \* base, const uint8\_t \* data, size\_t length )

This function polls the TX register, waits for the TX register to be empty or for the TX FIFO to have room and writes data to the TX buffer.

MCUXpresso SDK API Reference Manual

base	UART peripheral base address.
data	Start address of the data to write.
length	Size of the data to write.

# 4.0.19.7.20 status\_t UART\_ReadBlocking ( UART\_Type \* base, uint8\_t \* data, size\_t length )

This function polls the RX register, waits for the RX register to be full or for RX FIFO to have data, and reads data from the TX register.

#### Parameters

base	UART peripheral base address.
data	Start address of the buffer to store the received data.
length	Size of the buffer.

# Return values

kStatus_UART_Rx- HardwareOverrun	Receiver overrun occurred while receiving data.
kStatus_UART_Noise- Error	A noise error occurred while receiving data.
kStatus_UART_Framing- Error	A framing error occurred while receiving data.
kStatus_UART_Parity- Error	A parity error occurred while receiving data.
kStatus_Success	Successfully received all data.

# 4.0.19.7.21 void UART\_TransferCreateHandle ( UART\_Type \* base, uart\_handle\_t \* handle, uart\_transfer\_callback\_t callback, void \* userData )

This function initializes the UART handle which can be used for other UART transactional APIs. Usually, for a specified UART instance, call this API once to get the initialized handle.

MCUXpresso SDK API Reference Manual

base	UART peripheral base address.	
handle	UART handle pointer.	
callback	The callback function.	
userData	The parameter of the callback function.	

# 4.0.19.7.22 void UART\_TransferStartRingBuffer ( UART\_Type \* base, uart\_handle\_t \* handle, uint8\_t \* ringBuffer, size\_t ringBufferSize )

This function sets up the RX ring buffer to a specific UART handle.

When the RX ring buffer is used, data received are stored into the ring buffer even when the user doesn't call the UART\_TransferReceiveNonBlocking() API. If data is already received in the ring buffer, the user can get the received data from the ring buffer directly.

#### Note

When using the RX ring buffer, one byte is reserved for internal use. In other words, if ring-BufferSize is 32, only 31 bytes are used for saving data.

#### **Parameters**

base	UART peripheral base address.
handle	UART handle pointer.
ringBuffer	Start address of the ring buffer for background receiving. Pass NULL to disable the ring buffer.
ringBufferSize	Size of the ring buffer.

# 4.0.19.7.23 void UART\_TransferStopRingBuffer ( UART\_Type \* base, uart\_handle\_t \* handle )

This function aborts the background transfer and uninstalls the ring buffer.

#### **Parameters**

base	UART peripheral base address.
handle	UART handle pointer.

## 4.0.19.7.24 size t UART TransferGetRxRingBufferLength ( uart handle t \* handle )

# MCUXpresso SDK API Reference Manual

handle	UART handle pointer.
--------	----------------------

## Returns

Length of received data in RX ring buffer.

# 4.0.19.7.25 status\_t UART\_TransferSendNonBlocking ( UART\_Type \* base, uart\_handle\_t \* handle, uart\_transfer\_t \* xfer )

This function sends data using an interrupt method. This is a non-blocking function, which returns directly without waiting for all data to be written to the TX register. When all data is written to the TX register in the ISR, the UART driver calls the callback function and passes the kStatus\_UART\_TxIdle as status parameter.

#### Note

The kStatus\_UART\_TxIdle is passed to the upper layer when all data is written to the TX register. However, it does not ensure that all data is sent out. Before disabling the TX, check the kUART\_TransmissionCompleteFlag to ensure that the TX is finished.

#### **Parameters**

base	UART peripheral base address.
handle	UART handle pointer.
xfer	UART transfer structure. See uart_transfer_t.

#### Return values

kStatus_Success	Successfully start the data transmission.
kStatus_UART_TxBusy	Previous transmission still not finished; data not all written to TX register
	yet.
kStatus_InvalidArgument	Invalid argument.

# 4.0.19.7.26 void UART\_TransferAbortSend ( UART\_Type \* base, uart\_handle\_t \* handle )

This function aborts the interrupt-driven data sending. The user can get the remainBytes to find out how many bytes are not sent out.

# MCUXpresso SDK API Reference Manual

base	UART peripheral base address.
handle	UART handle pointer.

# 4.0.19.7.27 status\_t UART\_TransferGetSendCount ( UART\_Type \* base, uart\_handle\_t \* handle, uint32 t \* count )

This function gets the number of bytes written to the UART TX register by using the interrupt method.

#### **Parameters**

base	UART peripheral base address.
handle	UART handle pointer.
count	Send bytes count.

#### Return values

kStatus_NoTransferIn- Progress	No send in progress.
kStatus_InvalidArgument	The parameter is invalid.
kStatus_Success	Get successfully through the parameter count;

# 4.0.19.7.28 status\_t UART\_TransferReceiveNonBlocking ( UART\_Type \* base, uart\_handle\_t \* handle, uart\_transfer\_t \* xfer, size\_t \* receivedBytes )

This function receives data using an interrupt method. This is a non-blocking function, which returns without waiting for all data to be received. If the RX ring buffer is used and not empty, the data in the ring buffer is copied and the parameter receivedBytes shows how many bytes are copied from the ring buffer. After copying, if the data in the ring buffer is not enough to read, the receive request is saved by the UART driver. When the new data arrives, the receive request is serviced first. When all data is received, the UART driver notifies the upper layer through a callback function and passes the status parameter k-Status\_UART\_RxIdle. For example, the upper layer needs 10 bytes but there are only 5 bytes in the ring buffer. The 5 bytes are copied to the xfer->data and this function returns with the parameter received—Bytes set to 5. For the left 5 bytes, newly arrived data is saved from the xfer->data[5]. When 5 bytes are received, the UART driver notifies the upper layer. If the RX ring buffer is not enabled, this function enables the RX and RX interrupt to receive data to the xfer->data. When all data is received, the upper layer is notified.

base	UART peripheral base address.
handle	UART handle pointer.
xfer	UART transfer structure, see uart_transfer_t.
receivedBytes	Bytes received from the ring buffer directly.

## Return values

kStatus_Success	Successfully queue the transfer into transmit queue.
kStatus_UART_RxBusy	Previous receive request is not finished.
kStatus_InvalidArgument	Invalid argument.

# 4.0.19.7.29 void UART\_TransferAbortReceive ( UART\_Type \* base, uart\_handle\_t \* handle )

This function aborts the interrupt-driven data receiving. The user can get the remainBytes to know how many bytes are not received yet.

#### **Parameters**

base	UART peripheral base address.
handle	UART handle pointer.

# 4.0.19.7.30 status\_t UART\_TransferGetReceiveCount ( UART\_Type \* base, uart\_handle\_t \* handle, uint32\_t \* count )

This function gets the number of bytes that have been received.

#### **Parameters**

base	UART peripheral base address.
handle	UART handle pointer.
count	Receive bytes count.

# Return values

kStatus_NoTransferIn-	No receive in progress.
Progress	
kStatus_InvalidArgument	Parameter is invalid.
kStatus_Success	Get successfully through the parameter count;

# 4.0.19.7.31 void UART\_TransferHandleIRQ ( UART\_Type \* base, uart\_handle\_t \* handle )

This function handles the UART transmit and receive IRQ request.

#### **Parameters**

base	UART peripheral base address.
handle	UART handle pointer.

# 4.0.19.7.32 static void UART\_EnableTxDMA ( UART\_Type \* base, bool enable ) [inline], [static]

This function enables or disables the transmit request when the transmitter has one or more slots available in the TxFIFO. The fill level in the TxFIFO that generates the DMA request is controlled by the TXTL bits.

## Parameters

base	UART peripheral base address.
enable	True to enable, false to disable.

# 4.0.19.7.33 static void UART\_EnableRxDMA ( UART\_Type \* base, bool enable ) [inline], [static]

This function enables or disables the receive request when the receiver has data in the RxFIFO. The fill level in the RxFIFO at which a DMA request is generated is controlled by the RXTL bits.

## **Parameters**

base	UART peripheral base address.
enable	True to enable, false to disable.

MCUXpresso SDK API Reference Manual

# 4.0.19.7.34 static void UART\_SetTxFifoWatermark ( UART\_Type \* base, uint8\_t watermark ) [inline], [static]

A maskable interrupt is generated whenever the data level in the TxFIFO falls below the Tx FIFO watermark.

#### **Parameters**

base	UART base pointer.
watermark	The Tx FIFO watermark.

# 4.0.19.7.35 static void UART\_SetRxFifoWatermark ( UART\_Type \* base, uint8\_t watermark ) [inline], [static]

A maskable interrupt is generated whenever the data level in the RxFIFO reaches the Rx FIFO watermark.

## Parameters

base	UART base pointer.
watermark	The Rx FIFO watermark.

# 4.0.19.7.36 static void UART\_EnableAutoBaudRate ( UART\_Type \* base, bool enable ) [inline], [static]

## Parameters

base	UART base pointer.
enable	Enable/Disable Automatic Baud Rate Detection feature.
	• true: Enable Automatic Baud Rate Detection feature.
	false: Disable Automatic Baud Rate Detection feature.

# 4.0.19.7.37 static bool UART\_IsAutoBaudRateComplete ( UART\_Type \* base ) [inline], [static]

base	UART base pointer.
------	--------------------

# Returns

- true: Automatic baud rate detection has finished.
  - false: Automatic baud rate detection has not finished.

# 4.0.19.8 Variable Documentation 4.0.19.8.1 uint32 t uart config t::baudRate Bps 4.0.19.8.2 uart\_parity\_mode\_t uart\_config\_t::parityMode 4.0.19.8.3 uart\_stop\_bit\_count\_t uart config t::stopBitCount 4.0.19.8.4 uint8 t\* uart transfer t::data 4.0.19.8.5 size t uart transfer t::dataSize 4.0.19.8.6 uint8 t\* volatile uart handle t::txData 4.0.19.8.7 volatile size t uart handle t::txDataSize 4.0.19.8.8 size\_t uart\_handle\_t::txDataSizeAll 4.0.19.8.9 uint8\_t\* volatile uart\_handle\_t::rxData 4.0.19.8.10 volatile size\_t uart\_handle\_t::rxDataSize 4.0.19.8.11 size\_t uart\_handle\_t::rxDataSizeAll 4.0.19.8.12 uint8 t\* uart handle t::rxRingBuffer 4.0.19.8.13 size\_t uart\_handle\_t::rxRingBufferSize 4.0.19.8.14 volatile uint16\_t uart\_handle\_t::rxRingBufferHead 4.0.19.8.15 volatile uint16 t uart handle t::rxRingBufferTail

4.0.19.8.16 uart\_transfer\_callback\_t uart\_handle t::callback

4.0.19.8.17 void\* uart\_handle\_t::userData

4.0.19.8.18 volatile uint8 t uart handle t::txState

### 4.0.20 UART FreeRTOS Driver

#### 4.0.20.1 Overview

#### **Data Structures**

• struct uart\_rtos\_config\_t

UART configuration structure. More...

#### **Driver version**

• #define FSL\_UART\_FREERTOS\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 2))

UART FreeRTOS driver version 2.0.2.

# **UART RTOS Operation**

• int UART\_RTOS\_Init (uart\_rtos\_handle\_t \*handle, uart\_handle\_t \*t\_handle, const uart\_rtos\_config\_t \*cfg)

Initializes a UART instance for operation in RTOS.

• int UART\_RTOS\_Deinit (uart\_rtos\_handle\_t \*handle)

Deinitializes a UART instance for operation.

### **UART transactional Operation**

- int UART\_RTOS\_Send (uart\_rtos\_handle\_t \*handle, const uint8\_t \*buffer, uint32\_t length) Sends data in the background.
- int UART\_RTOS\_Receive (uart\_rtos\_handle\_t \*handle, uint8\_t \*buffer, uint32\_t length, size\_t \*received)

Receives data.

#### 4.0.20.2 Data Structure Documentation

#### 4.0.20.2.1 struct uart\_rtos\_config\_t

#### **Data Fields**

• UART\_Type \* base

UART base address.

• uint32\_t srcclk

UART source clock in Hz.

• uint32\_t baudrate

Desired communication speed.

• uart\_parity\_mode\_t parity

Parity setting.

• uart\_stop\_bit\_count\_t stopbits

Number of stop bits to use.

#### **MCUXpresso SDK API Reference Manual**

- uint8 t \* buffer
  - Buffer for background reception.
- uint32\_t buffer\_size

Size of buffer for background reception.

### 4.0.20.3 Macro Definition Documentation

### 4.0.20.3.1 #define FSL\_UART\_FREERTOS\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 2))

#### 4.0.20.4 Function Documentation

# 4.0.20.4.1 int UART\_RTOS\_Init ( uart\_rtos\_handle\_t \* handle, uart\_handle\_t \* t\_handle, const uart\_rtos\_config\_t \* cfg )

#### **Parameters**

handle	The RTOS UART handle, the pointer to an allocated space for RTOS context.
t_handle	The pointer to the allocated space to store the transactional layer internal state.
cfg	The pointer to the parameters required to configure the UART after initialization.

#### Returns

0 succeed; otherwise fail.

### 4.0.20.4.2 int UART RTOS Deinit ( uart rtos handle t \* handle )

This function deinitializes the UART module, sets all register values to reset value, and frees the resources.

#### **Parameters**

handle	The RTOS UART handle.
--------	-----------------------

# 4.0.20.4.3 int UART\_RTOS\_Send ( uart\_rtos\_handle\_t \* handle, const uint8\_t \* buffer, uint32\_t length )

This function sends data. It is a synchronous API. If the hardware buffer is full, the task is in the blocked state.

handle	The RTOS UART handle.
buffer	The pointer to the buffer to send.
length	The number of bytes to send.

# 4.0.20.4.4 int UART\_RTOS\_Receive ( uart\_rtos\_handle\_t \* handle, uint8\_t \* buffer, uint32\_t length, size\_t \* received )

This function receives data from UART. It is a synchronous API. If data is immediately available, it is returned immediately and the number of bytes received.

#### **Parameters**

handle	The RTOS UART handle.
buffer	The pointer to the buffer to write received data.
length	The number of bytes to receive.
received	The pointer to a variable of size_t where the number of received data is filled.

### 4.0.21 UART SDMA Driver

#### 4.0.21.1 Overview

#### **Data Structures**

• struct uart\_sdma\_handle\_t

UART sDMA handle. More...

# **Typedefs**

• typedef void(\* uart\_sdma\_transfer\_callback\_t )(UART\_Type \*base, uart\_sdma\_handle\_t \*handle, status\_t status, void \*userData)

UART transfer callback function.

#### **Driver version**

• #define FSL\_UART\_SDMA\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 2))

UART SDMA driver version 2.0.2.

#### sDMA transactional

- void UART\_TransferCreateHandleSDMA (UART\_Type \*base, uart\_sdma\_handle\_t \*handle, uart\_sdma\_transfer\_callback\_t callback, void \*userData, sdma\_handle\_t \*txSdmaHandle, sdma\_handle\_t \*rxSdmaHandle, uint32\_t eventSourceTx, uint32\_t eventSourceRx)
  - *Initializes the UART handle which is used in transactional functions.*
- status\_t UART\_SendSDMA (UART\_Type \*base, uart\_sdma\_handle\_t \*handle, uart\_transfer\_t \*xfer)
  - Sends data using sDMA.
- status\_t UART\_ReceiveSDMA (UART\_Type \*base, uart\_sdma\_handle\_t \*handle, uart\_transfer\_t \*xfer)
  - Receives data using sDMA.
- void UART\_TransferAbortSendSDMA (UART\_Type \*base, uart\_sdma\_handle\_t \*handle) Aborts the sent data using sDMA.
- void UART\_TransferAbortReceiveSDMA (UART\_Type \*base, uart\_sdma\_handle\_t \*handle) Aborts the receive data using sDMA.

#### 4.0.21.2 Data Structure Documentation

#### 4.0.21.2.1 struct uart\_sdma\_handle

#### **Data Fields**

- uart\_sdma\_transfer\_callback\_t callback Callback function.
- void \* userData

UART callback function parameter.

size t rxDataSizeAll

Size of the data to receive.

size\_t txDataSizeAll

Size of the data to send out.

sdma\_handle\_t \* txSdmaHandle

The sDMA TX channel used.

• sdma\_handle\_t \* rxSdmaHandle

The sDMA RX channel used.

• volatile uint8\_t txState

TX transfer state.

• volatile uint8\_t rxState

RX transfer state.

#### 4.0.21.2.1.1 Field Documentation

- 4.0.21.2.1.1.1 uart\_sdma\_transfer\_callback\_t uart\_sdma\_handle\_t::callback
- 4.0.21.2.1.1.2 void\* uart sdma handle t::userData
- 4.0.21.2.1.1.3 size t uart sdma handle t::rxDataSizeAll
- 4.0.21.2.1.1.4 size t uart sdma handle t::txDataSizeAll
- 4.0.21.2.1.1.5 sdma\_handle\_t\* uart\_sdma\_handle\_t::txSdmaHandle
- 4.0.21.2.1.1.6 sdma handle t\* uart sdma handle t::rxSdmaHandle
- 4.0.21.2.1.1.7 volatile uint8 t uart sdma handle t::txState
- 4.0.21.3 Macro Definition Documentation
- 4.0.21.3.1 #define FSL UART SDMA DRIVER VERSION (MAKE VERSION(2, 0, 2))
- 4.0.21.4 Typedef Documentation
- 4.0.21.4.1 typedef void(\* uart\_sdma\_transfer\_callback\_t)(UART\_Type \*base, uart\_sdma\_handle\_t \*handle, status\_t status, void \*userData)
- 4.0.21.5 Function Documentation
- 4.0.21.5.1 void UART\_TransferCreateHandleSDMA ( UART\_Type \* base, uart\_sdma\_handle\_t \* handle, uart\_sdma\_transfer\_callback\_t callback, void \* userData, sdma\_handle\_t \* txSdmaHandle, sdma\_handle\_t \* rxSdmaHandle, uint32\_t eventSourceTx, uint32\_t eventSourceRx )

NXP Semiconductors

219

base	UART peripheral base address.
handle	Pointer to the uart_sdma_handle_t structure.
callback	UART callback, NULL means no callback.
userData	User callback function data.
rxSdmaHandle	User-requested DMA handle for RX DMA transfer.
txSdmaHandle	User-requested DMA handle for TX DMA transfer.
eventSourceTx	Eventsource for TX DMA transfer.
eventSourceRx	Eventsource for RX DMA transfer.

# 4.0.21.5.2 status\_t UART\_SendSDMA ( UART\_Type \* base, uart\_sdma\_handle\_t \* handle, uart\_transfer\_t \* xfer )

This function sends data using sDMA. This is a non-blocking function, which returns right away. When all data is sent, the send callback function is called.

#### **Parameters**

base	UART peripheral base address.
handle	UART handle pointer.
xfer	UART sDMA transfer structure. See uart_transfer_t.

#### Return values

kStatus_Success	if succeeded; otherwise failed.
kStatus_UART_TxBusy	Previous transfer ongoing.
kStatus_InvalidArgument	Invalid argument.

# 4.0.21.5.3 status\_t UART\_ReceiveSDMA ( UART\_Type \* base, uart\_sdma\_handle\_t \* handle, uart\_transfer\_t \* xfer )

This function receives data using sDMA. This is a non-blocking function, which returns right away. When all data is received, the receive callback function is called.

base	UART peripheral base address.
handle	Pointer to the uart_sdma_handle_t structure.
xfer	UART sDMA transfer structure. See uart_transfer_t.

### Return values

kStatus_Success	if succeeded; otherwise failed.
kStatus_UART_RxBusy	Previous transfer ongoing.
kStatus_InvalidArgument	Invalid argument.

# 4.0.21.5.4 void UART\_TransferAbortSendSDMA ( UART\_Type \* base, uart\_sdma\_handle\_t \* handle )

This function aborts sent data using sDMA.

# **Parameters**

base	UART peripheral base address.
handle	Pointer to the uart_sdma_handle_t structure.

# 4.0.21.5.5 void UART\_TransferAbortReceiveSDMA ( UART\_Type \* base, uart\_sdma\_handle\_t \* handle )

This function aborts receive data using sDMA.

### **Parameters**

base	UART peripheral base address.
handle	Pointer to the uart_sdma_handle_t structure.

NXP Semiconductors

221

# 4.0.22 MU: Messaging Unit

#### 4.0.22.1 Overview

The MCUXpresso SDK provides a driver for the MU module of MCUXpresso SDK devices.

# 4.0.22.2 Function description

The MU driver provides these functions:

- Functions to initialize the MU module.
- Functions to send and receive messages.
- Functions for MU flags for both MU sides.
- Functions for status flags and interrupts.
- Other miscellaneous functions.

#### 4.0.22.2.1 MU initialization

The function MU\_Init() initializes the MU module and enables the MU clock. It should be called before any other MU functions.

The function MU\_Deinit() deinitializes the MU module and disables the MU clock. No MU functions can be called after this function.

#### 4.0.22.2.2 MU message

The MU message must be sent when the transmit register is empty. The MU driver provides blocking API and non-blocking API to send message.

The MU\_SendMsgNonBlocking() function writes a message to the MU transmit register without checking the transmit register status. The upper layer should check that the transmit register is empty before calling this function. This function can be used in the ISR for better performance.

The MU\_SendMsg() function is a blocking function. It waits until the transmit register is empty and sends the message.

Correspondingly, there are blocking and non-blocking APIs for receiving a message. The MU\_ReadMsg-NonBlocking() function is a non-blocking API. The MU\_ReadMsg() function is the blocking API.

#### 4.0.22.2.3 MU flags

The MU driver provides 3-bit general purpose flags. When the flags are set on one side, they are reflected on the other side.

The MU flags must be set when the previous flags have been updated to the other side. The MU driver provides a non-blocking function and a blocking function. The blocking function MU\_SetFlags() waits

until previous flags have been updated to the other side and then sets flags. The non-blocking function sets the flags directly. Ensure that the kMU\_FlagsUpdatingFlag is not pending before calling this function.

The function MU\_GetFlags() gets the MU flags on the current side.

### 4.0.22.2.4 Status and interrupt

The function MU\_GetStatusFlags() returns all MU status flags. Use the \_mu\_status\_flags to check for specific flags, for example, to check RX0 and RX1 register full, use the following code:

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/mu The receive full flags are cleared automatically after messages are read out. The transmit empty flags are cleared automatically after new messages are written to the transmit register. The general purpose interrupt flags must be cleared manually using the function MU\_ClearStatusFlags().

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/mu To enable or disable a specific interrupt, use MU\_EnableInterrupts() and MU\_DisableInterrupts() functions. The interrupts to enable or disable should be passed in as a bit mask of the \_mu\_interrupt\_enable.

The MU\_TriggerInterrupts() function triggers general purpose interrupts and NMI to the other core. The interrupts to trigger are passed in as a bit mask of the \_mu\_interrupt\_trigger. If previously triggered interrupts have not been processed by the other side, this function returns an error.

#### 4.0.22.2.5 MU misc functions

The MU\_BootCoreB() and MU\_HoldCoreBReset() functions should only be used from A side. They are used to boot the core B or to hold core B in reset.

The MU\_ResetBothSides() function resets MU at both A and B sides. However, only the A side can call this function.

If a core enters stop mode, the platform clock of this core is disabled by default. The function MU\_Set-ClockOnOtherCoreEnable() forces the other core's platform clock to remain enabled even after that core has entered a stop mode. In this case, the other core's platform clock keeps running until the current core enters stop mode too.

Function MU\_GetOtherCorePowerMode() gets the power mode of the other core.

#### **Enumerations**

```
• enum mu status flags {
 kMU_Tx0EmptyFlag = (1U << (MU_SR_TEn_SHIFT + 3U)),
 kMU_Tx1EmptyFlag = (1U << (MU_SR_TEn_SHIFT + 2U)),
 kMU Tx2EmptyFlag = (1U \ll (MU SR TEn SHIFT + 1U)),
 kMU_Tx3EmptyFlag = (1U << (MU_SR_TEn_SHIFT + 0U)),
 kMU Rx0FullFlag = (1U << (MU SR RFn SHIFT + 3U)),
 kMU_Rx1FullFlag = (1U << (MU_SR_RFn_SHIFT + 2U)),
 kMU_Rx2FullFlag = (1U \ll (MU_SR_RFn_SHIFT + 1U)),
 kMU_Rx3FullFlag = (1U \ll (MU_SR_RFn_SHIFT + 0U)),
 kMU_GenIntOFlag = (int)(1U << (MU_SR_GIPn_SHIFT + 3U)),
 kMU_GenInt1Flag = (1U << (MU_SR_GIPn_SHIFT + 2U)),
 kMU GenInt2Flag = (1U << (MU SR GIPn SHIFT + 1U)),
 kMU_GenInt3Flag = (1U \ll (MU_SR_GIPn_SHIFT + 0U)),
 kMU_EventPendingFlag = MU_SR_EP_MASK,
 kMU_FlagsUpdatingFlag = MU_SR_FUP_MASK,
 kMU_OtherSideInResetFlag = MU_SR_RS_MASK }
    MU status flags.
• enum _mu_interrupt_enable {
 kMU_Tx0EmptyInterruptEnable = (1U << (MU_CR_TIEn_SHIFT + 3U)),
 kMU Tx1EmptyInterruptEnable = (1U << (MU_CR_TIEn_SHIFT + 2U)),
 kMU Tx2EmptyInterruptEnable = (1U << (MU CR TIEn SHIFT + 1U)),
 kMU Tx3EmptyInterruptEnable = (1U << (MU CR TIEn SHIFT + 0U)),
 kMU_Rx0FullInterruptEnable = (1U << (MU_CR_RIEn_SHIFT + 3U)),
 kMU_Rx1FullInterruptEnable = (1U << (MU_CR_RIEn_SHIFT + 2U)),
 kMU_Rx2FullInterruptEnable = (1U << (MU_CR_RIEn_SHIFT + 1U)),
 kMU Rx3FullInterruptEnable = (1U << (MU CR RIEn SHIFT + 0U)),
 kMU_GenInt0InterruptEnable = (int)(1U << (MU_CR_GIEn_SHIFT + 3U)),
 kMU GenInt1InterruptEnable = (1U << (MU CR GIEn SHIFT + 2U)),
 kMU GenInt2InterruptEnable = (1U << (MU CR GIEn SHIFT + 1U)),
 kMU_GenInt3InterruptEnable = (1U << (MU_CR_GIEn_SHIFT + 0U)) }
    MU interrupt source to enable.
enum _mu_interrupt_trigger {
 kMU_GenIntOInterruptTrigger = (1U << (MU_CR_GIRn_SHIFT + 3U)),
 kMU_GenInt1InterruptTrigger = (1U << (MU_CR_GIRn_SHIFT + 2U)),
 kMU GenInt2InterruptTrigger = (1U << (MU CR GIRn SHIFT + 1U)),
 kMU_GenInt3InterruptTrigger = (1U << (MU_CR_GIRn_SHIFT + 0U)) }
    MU interrupt that could be triggered to the other core.
```

### **Driver version**

• #define FSL\_MU\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 4))

MU driver version 2.0.3.

#### MU initialization.

• void MU\_Init (MU\_Type \*base)

Initializes the MU module.

• void MU\_Deinit (MU\_Type \*base)

De-initializes the MU module.

### **MU Message**

- static void MU\_SendMsgNonBlocking (MU\_Type \*base, uint32\_t regIndex, uint32\_t msg) Writes a message to the TX register.
- void MU\_SendMsg (MU\_Type \*base, uint32\_t regIndex, uint32\_t msg)

  Blocks to send a message.
- static uint32\_t MU\_ReceiveMsgNonBlocking (MU\_Type \*base, uint32\_t regIndex)

Reads a message from the RX register.

• uint32\_t MU\_ReceiveMsg (MU\_Type \*base, uint32\_t regIndex) Blocks to receive a message.

### **MU Flags**

- static void MU\_SetFlagsNonBlocking (MU\_Type \*base, uint32\_t flags)

  Sets the 3-bit MU flags reflect on the other MU side.
- void MU\_SetFlags (MU\_Type \*base, uint32\_t flags)

Blocks setting the 3-bit MU flags reflect on the other MU side.

• static uint32\_t MU\_GetFlags (MU\_Type \*base)

Gets the current value of the 3-bit MU flags set by the other side.

# Status and Interrupt.

• static uint32\_t MU\_GetStatusFlags (MU\_Type \*base)

Gets the MU status flags.

• static uint32\_t MU\_GetInterruptsPending (MU\_Type \*base)

Gets the MU IRQ pending status.

• static void MU\_ClearStatusFlags (MU\_Type \*base, uint32\_t mask)

Clears the specific MU status flags.

• static void MU\_EnableInterrupts (MU\_Type \*base, uint32\_t mask)

Enables the specific MU interrupts.

- static void MU\_DisableInterrupts (MU\_Type \*base, uint32\_t mask)

  Disables the specific MU interrupts.
- status\_t MU\_TriggerInterrupts (MU\_Type \*base, uint32\_t mask)

*Triggers interrupts to the other core.* 

#### **MU** misc functions

- static void MU\_MaskHardwareReset (MU\_Type \*base, bool mask)

  Mask hardware reset by the other core.
- static mu\_power\_mode\_t MU\_GetOtherCorePowerMode (MU\_Type \*base)

  Gets the power mode of the other core.

MCUXpresso SDK API Reference Manual

#### 4.0.22.3 Macro Definition Documentation

### 4.0.22.3.1 #define FSL\_MU\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 4))

### 4.0.22.4 Enumeration Type Documentation

### 4.0.22.4.1 enum \_mu\_status\_flags

#### Enumerator

```
kMU_Tx1EmptyFlag TX1 empty.
kMU_Tx2EmptyFlag TX2 empty.
kMU_Tx3EmptyFlag TX3 empty.
kMU_Tx3EmptyFlag TX3 empty.
kMU_Rx0FullFlag RX0 full.
kMU_Rx1FullFlag RX1 full.
kMU_Rx2FullFlag RX2 full.
kMU_Rx3FullFlag RX3 full.
kMU_GenInt0Flag General purpose interrupt 0 pending.
kMU_GenInt1Flag General purpose interrupt 0 pending.
kMU_GenInt3Flag General purpose interrupt 0 pending.
kMU_EventPendingFlag MU event pending.
kMU_FlagsUpdatingFlag MU flags update is on-going.
kMU_OtherSideInResetFlag The other side is in reset.
```

### 4.0.22.4.2 enum \_mu\_interrupt\_enable

### Enumerator

```
kMU_Tx1EmptyInterruptEnable TX1 empty.
kMU_Tx2EmptyInterruptEnable TX2 empty.
kMU_Tx3EmptyInterruptEnable TX3 empty.
kMU_Rx0FullInterruptEnable RX0 full.
kMU_Rx1FullInterruptEnable RX1 full.
kMU_Rx2FullInterruptEnable RX2 full.
kMU_Rx3FullInterruptEnable RX3 full.
kMU_GenInt0InterruptEnable General purpose interrupt 0.
kMU_GenInt2InterruptEnable General purpose interrupt 1.
kMU_GenInt3InterruptEnable General purpose interrupt 2.
kMU_GenInt3InterruptEnable General purpose interrupt 3.
```

### 4.0.22.4.3 enum \_mu\_interrupt\_trigger

#### Enumerator

```
    kMU_GenInt0InterruptTrigger
    kMU_GenInt1InterruptTrigger
    General purpose interrupt 1.
    kMU_GenInt2InterruptTrigger
    General purpose interrupt 2.
    kMU_GenInt3InterruptTrigger
    General purpose interrupt 3.
```

#### 4.0.22.5 Function Documentation

```
4.0.22.5.1 void MU Init ( MU Type * base )
```

This function enables the MU clock only.

**Parameters** 

```
base MU peripheral base address.
```

# 4.0.22.5.2 void MU\_Deinit ( MU\_Type \* base )

This function disables the MU clock only.

**Parameters** 

```
base MU peripheral base address.
```

# 4.0.22.5.3 static void MU\_SendMsgNonBlocking ( MU\_Type \* base, uint32\_t regIndex, uint32\_t msg ) [inline], [static]

This function writes a message to the specific TX register. It does not check whether the TX register is empty or not. The upper layer should make sure the TX register is empty before calling this function. This function can be used in ISR for better performance.

base	MU peripheral base address.
regIndex	TX register index.
msg	Message to send.

### 4.0.22.5.4 void MU\_SendMsg ( MU\_Type \* base, uint32\_t regIndex, uint32\_t msg )

This function waits until the TX register is empty and sends the message.

#### **Parameters**

base	MU peripheral base address.
regIndex	TX register index.
msg	Message to send.

# 4.0.22.5.5 static uint32\_t MU\_ReceiveMsgNonBlocking ( MU\_Type \* base, uint32\_t regIndex ) [inline], [static]

This function reads a message from the specific RX register. It does not check whether the RX register is full or not. The upper layer should make sure the RX register is full before calling this function. This function can be used in ISR for better performance.

```
* uint32_t msg;
* while (!(kMU_Rx0FullFlag & MU_GetStatusFlags(base)))
* {
* } Wait for the RX0 register full.
*
* msg = MU_ReceiveMsgNonBlocking(base, 0U); Read message from RX0 register.
```

#### **Parameters**

base	MU peripheral base address.
regIndex	TX register index.

#### Returns

The received message.

# 4.0.22.5.6 uint32\_t MU\_ReceiveMsg ( MU\_Type \* base, uint32\_t regIndex )

This function waits until the RX register is full and receives the message.

#### **MCUXpresso SDK API Reference Manual**

base	MU peripheral base address.
regIndex	RX register index.

#### Returns

The received message.

# 4.0.22.5.7 static void MU\_SetFlagsNonBlocking ( MU\_Type \* base, uint32\_t flags ) [inline], [static]

This function sets the 3-bit MU flags directly. Every time the 3-bit MU flags are changed, the status flag kMU\_FlagsUpdatingFlag asserts indicating the 3-bit MU flags are updating to the other side. After the 3-bit MU flags are updated, the status flag kMU\_FlagsUpdatingFlag is cleared by hardware. During the flags updating period, the flags cannot be changed. The upper layer should make sure the status flag kMU\_FlagsUpdatingFlag is cleared before calling this function.

```
* while (kMU_FlagsUpdatingFlag & MU_GetStatusFlags(base))
* {
* } Wait for previous MU flags updating.
*
* MU_SetFlagsNonBlocking(base, 0U); Set the mU flags.
```

#### **Parameters**

bas	MU peripheral base address.
flag	The 3-bit MU flags to set.

### 4.0.22.5.8 void MU\_SetFlags ( MU\_Type \* base, uint32\_t flags )

This function blocks setting the 3-bit MU flags. Every time the 3-bit MU flags are changed, the status flag kMU\_FlagsUpdatingFlag asserts indicating the 3-bit MU flags are updating to the other side. After the 3-bit MU flags are updated, the status flag kMU\_FlagsUpdatingFlag is cleared by hardware. During the flags updating period, the flags cannot be changed. This function waits for the MU status flag kMU\_FlagsUpdatingFlag cleared and sets the 3-bit MU flags.

#### **Parameters**

NXP Semiconductors

229

base	MU peripheral base address.
flags	The 3-bit MU flags to set.

# 4.0.22.5.9 static uint32\_t MU\_GetFlags ( MU\_Type \* base ) [inline], [static]

This function gets the current 3-bit MU flags on the current side.

#### **Parameters**

base	MU peripheral base address.
------	-----------------------------

#### Returns

flags Current value of the 3-bit flags.

### 4.0.22.5.10 static uint32\_t MU\_GetStatusFlags ( MU\_Type \* base ) [inline], [static]

This function returns the bit mask of the MU status flags. See \_mu\_status\_flags.

#### **Parameters**

base   MU peripheral base address.
------------------------------------

#### Returns

Bit mask of the MU status flags, see \_mu\_status\_flags.

# 4.0.22.5.11 static uint32\_t MU\_GetInterruptsPending ( MU\_Type \* base ) [inline], [static]

This function returns the bit mask of the pending MU IRQs.

### **MCUXpresso SDK API Reference Manual**

base	MU peripheral base address.
------	-----------------------------

#### Returns

Bit mask of the MU IRQs pending.

# 4.0.22.5.12 static void MU\_ClearStatusFlags ( MU\_Type \* base, uint32\_t mask ) [inline], [static]

This function clears the specific MU status flags. The flags to clear should be passed in as bit mask. See \_mu\_status\_flags.

#### **Parameters**

base	MU peripheral base address.
mask	Bit mask of the MU status flags. See _mu_status_flags. The following flags are cleared by hardware, this function could not clear them.  • kMU_Tx0EmptyFlag  • kMU_Tx1EmptyFlag  • kMU_Tx2EmptyFlag  • kMU_Tx3EmptyFlag  • kMU_Rx0FullFlag  • kMU_Rx1FullFlag  • kMU_Rx2FullFlag  • kMU_Rx3FullFlag  • kMU_EventPendingFlag  • kMU_FlagsUpdatingFlag  • kMU_FlagsUpdatingFlag  • kMU_OtherSideInResetFlag

# 4.0.22.5.13 static void MU\_EnableInterrupts ( MU\_Type \* base, uint32\_t mask ) [inline], [static]

This function enables the specific MU interrupts. The interrupts to enable should be passed in as bit mask. See \_mu\_interrupt\_enable.

### **MCUXpresso SDK API Reference Manual**

base	MU peripheral base address.
mask	Bit mask of the MU interrupts. See _mu_interrupt_enable.

# 4.0.22.5.14 static void MU\_DisableInterrupts ( MU\_Type \* base, uint32\_t mask ) [inline], [static]

This function disables the specific MU interrupts. The interrupts to disable should be passed in as bit mask. See \_mu\_interrupt\_enable.

#### **Parameters**

base	MU peripheral base address.
mask	Bit mask of the MU interrupts. See _mu_interrupt_enable.

# 4.0.22.5.15 status\_t MU\_TriggerInterrupts ( MU\_Type \* base, uint32\_t mask )

This function triggers the specific interrupts to the other core. The interrupts to trigger are passed in as bit mask. See <u>\_mu\_interrupt\_trigger</u>. The MU should not trigger an interrupt to the other core when the previous interrupt has not been processed by the other core. This function checks whether the previous interrupts have been processed. If not, it returns an error.

base	MU peripheral base address.
mask	Bit mask of the interrupts to trigger. See _mu_interrupt_trigger.

#### Return values

kStatus_Success	Interrupts have been triggered successfully.
kStatus_Fail	Previous interrupts have not been accepted.

# 4.0.22.5.16 static void MU\_MaskHardwareReset ( MU\_Type \* base, bool mask ) [inline], [static]

The other core could call MU\_HardwareResetOtherCore() to reset current core. To mask the reset, call this function and pass in true.

#### **Parameters**

base	MU peripheral base address.
mask	Pass true to mask the hardware reset, pass false to unmask it.

# 4.0.22.5.17 static mu\_power\_mode\_t MU\_GetOtherCorePowerMode ( MU\_Type \* base ) [inline], [static]

This function gets the power mode of the other core.

#### **Parameters**

base	MU peripheral base address.
------	-----------------------------

#### Returns

Power mode of the other core.

### 4.0.23 RDC: Resource Domain Controller

#### 4.0.23.1 Overview

The MCUXpresso SDK provides a driver for the RDC module of MCUXpresso SDK devices.

The Resource Domain Controller (RDC) provides robust support for the isolation of destination memory mapped locations such as peripherals and memory to a single core, a bus master, or set of cores and bus masters.

The RDC driver should be used together with the RDC\_SEMA42 driver.

#### **Data Structures**

```
    struct rdc_hardware_config_t
        RDC hardware configuration. More...
    struct rdc_domain_assignment_t
        Master domain assignment. More...
    struct rdc_periph_access_config_t
        Peripheral domain access permission configuration. More...
    struct rdc_mem_access_config_t
        Memory region domain access control configuration. More...
    struct rdc_mem_status_t
        Memory region access violation status. More...
```

#### **Enumerations**

```
    enum _rdc_interrupts { kRDC_RestoreCompleteInterrupt = RDC_INTCTRL_RCI_EN_MASK } RDC interrupts.
    enum _rdc_flags { kRDC_PowerDownDomainOn = RDC_STAT_PDS_MASK } RDC status.
    enum _rdc_access_policy { kRDC_NoAccess = 0, kRDC_WriteOnly = 1, kRDC_ReadOnly = 2, kRDC_ReadOnly = 2, kRDC_ReadWrite = 3 } Access permission policy.
```

#### **Functions**

```
    void RDC_Init (RDC_Type *base)
        Initializes the RDC module.

    void RDC_Deinit (RDC_Type *base)
        De-initializes the RDC module.

    void RDC_GetHardwareConfig (RDC_Type *base, rdc_hardware_config_t *config)
        Gets the RDC hardware configuration.

    static void RDC_EnableInterrupts (RDC_Type *base, uint32_t mask)
        Enable interrupts.
```

- static void RDC\_DisableInterrupts (RDC\_Type \*base, uint32\_t mask)

  Disable interrupts.
- static uint32\_t RDC\_GetInterruptStatus (RDC\_Type \*base)

Get the interrupt pending status.

• static void RDC\_ClearInterruptStatus (RDC\_Type \*base, uint32\_t mask)

Clear interrupt pending status.

• static uint32\_t RDC\_GetStatus (RDC\_Type \*base)

Get RDC status.

• static void RDC\_ClearStatus (RDC\_Type \*base, uint32\_t mask)

Clear RDC status.

void RDC\_SetMasterDomainAssignment (RDC\_Type \*base, rdc\_master\_t master, const rdc\_domain\_assignment\_t \*domainAssignment)

Set master domain assignment.

- void RDC\_GetDefaultMasterDomainAssignment (rdc\_domain\_assignment\_t \*domainAssignment)

  Get default master domain assignment.
- static void RDC\_LockMasterDomainAssignment (RDC\_Type \*base, rdc\_master\_t master)

  Lock master domain assignment.
- void RDC\_SetPeriphAccessConfig (RDC\_Type \*base, const rdc\_periph\_access\_config\_t \*config) Set peripheral access policy.
- void RDC\_GetDefaultPeriphAccessConfig (rdc\_periph\_access\_config\_t \*config)

Get default peripheral access policy.

- static void RDC\_LockPeriphAccessConfig (RDC\_Type \*base, rdc\_periph\_t periph)

  Lock peripheral access policy configuration.
- void RDC\_SetMemAccessConfig (RDC\_Type \*base, const rdc\_mem\_access\_config\_t \*config)

  Set memory region access policy.
- void RDC\_GetDefaultMemAccessConfig (rdc\_mem\_access\_config\_t \*config)

Get default memory region access policy.

- static void RDC\_LockMemAccessConfig (RDC\_Type \*base, rdc\_mem\_t mem)

  Lock memory access policy configuration.
- static void RDC\_SetMemAccess Valid (RDC\_Type \*base, rdc\_mem\_t mem, bool valid) Enable or disable memory access policy configuration.
- void RDC\_GetMemViolationStatus (RDC\_Type \*base, rdc\_mem\_t mem, rdc\_mem\_status\_t \*status)

Get the memory region violation status.

• static void RDC\_ClearMemViolationFlag (RDC\_Type \*base, rdc\_mem\_t mem)

Clear the memory region violation flag.

• static uint8 t RDC GetCurrentMasterDomainId (RDC Type \*base)

Gets the domain ID of the current bus master.

#### 4.0.23.2 Data Structure Documentation

#### 4.0.23.2.1 struct rdc hardware config t

#### **Data Fields**

• uint32 t domainNumber: 4

Number of domains.

• uint32\_t masterNumber: 8

Number of bus masters.

• uint32\_t periphNumber: 8

MCUXpresso SDK API Reference Manual

Number of peripherals.
• uint32\_t memNumber: 8
Number of memory regions.

#### 4.0.23.2.1.1 Field Documentation

4.0.23.2.1.1.1 uint32\_t rdc\_hardware\_config\_t::domainNumber

4.0.23.2.1.1.2 uint32\_t rdc\_hardware\_config\_t::masterNumber

4.0.23.2.1.1.3 uint32\_t rdc\_hardware\_config\_t::periphNumber

4.0.23.2.1.1.4 uint32\_t rdc\_hardware\_config\_t::memNumber

4.0.23.2.2 struct rdc\_domain\_assignment\_t

#### **Data Fields**

• uint32\_t domainId: 2U

Domain ID.

• uint32\_t \_\_pad0\_\_: 29U

Reserved.

• uint32 t lock: 1U

Lock the domain assignment.

#### 4.0.23.2.2.1 Field Documentation

4.0.23.2.2.1.1 uint32 t rdc domain assignment t::domainId

4.0.23.2.2.1.2 uint32 t rdc domain assignment t:: pad0

4.0.23.2.2.1.3 uint32\_t rdc\_domain\_assignment\_t::lock

4.0.23.2.3 struct rdc periph access config t

#### **Data Fields**

rdc\_periph\_t periph

Peripheral name.

bool lock

Lock the permission until reset.

bool enableSema

Enable semaphore or not, when enabled, master should call RDC\_SEMA42\_Lock to lock the semaphore gate accordingly before access the peripheral.

• uint16\_t policy

Access policy.

# 4.0.23.2.3.1 Field Documentation 4.0.23.2.3.1.1 rdc\_periph\_t rdc\_periph\_access\_config\_t::periph 4.0.23.2.3.1.2 bool rdc periph access config t::lock

4.0.23.2.3.1.3 bool rdc\_periph\_access\_config\_t::enableSema

4.0.23.2.3.1.4 uint16\_t rdc\_periph\_access\_config\_t::policy

4.0.23.2.4 struct rdc\_mem\_access\_config\_t

Note that when setting the baseAddress and endAddress, should be aligned to the region resolution, see rdc\_mem\_t definitions.

#### **Data Fields**

• rdc mem t mem

Memory region descriptor name.

bool lock

Lock the configuration.

• uint32 t baseÅddress

Start address of the memory region.

• uint32\_t endAddress

End address of the memory region.

• uint16\_t policy

Access policy.

#### 4.0.23.2.4.1 Field Documentation

```
4.0.23.2.4.1.1 rdc mem t rdc mem access config t::mem
```

4.0.23.2.4.1.2 bool rdc mem access config t::lock

4.0.23.2.4.1.3 uint32 t rdc mem access config t::baseAddress

4.0.23.2.4.1.4 uint32\_t rdc\_mem\_access\_config\_t::endAddress

4.0.23.2.4.1.5 uint16\_t rdc\_mem\_access\_config\_t::policy

4.0.23.2.5 struct rdc\_mem\_status\_t

#### **Data Fields**

• bool has Violation

Violating happens or not.

uint8 t domainID

Violating Domain ID.

• uint32 t address

Violating Address.

### 4.0.23.2.5.1 Field Documentation

4.0.23.2.5.1.1 bool rdc\_mem\_status\_t::hasViolation

4.0.23.2.5.1.2 uint8\_t rdc\_mem\_status\_t::domainID

4.0.23.2.5.1.3 uint32\_t rdc\_mem\_status\_t::address

### 4.0.23.3 Enumeration Type Documentation

### 4.0.23.3.1 enum \_rdc\_interrupts

#### Enumerator

*kRDC\_RestoreCompleteInterrupt* Interrupt generated when the RDC has completed restoring state to a recently re-powered memory regions.

### 4.0.23.3.2 enum \_rdc\_flags

#### Enumerator

*kRDC\_PowerDownDomainOn* Power down domain is ON.

### 4.0.23.3.3 enum \_rdc\_access\_policy

#### Enumerator

kRDC NoAccess Could not read or write.

*kRDC\_WriteOnly* Write only.

kRDC\_ReadOnly Read only.

kRDC\_ReadWrite Read and write.

#### 4.0.23.4 Function Documentation

### 4.0.23.4.1 void RDC\_Init ( RDC\_Type \* base )

This function enables the RDC clock.

**Parameters** 

base	RDC peripheral base address.
------	------------------------------

# 4.0.23.4.2 void RDC\_Deinit ( RDC\_Type \* base )

This function disables the RDC clock.

#### **Parameters**

base	RDC peripheral base address.
------	------------------------------

# 4.0.23.4.3 void RDC\_GetHardwareConfig ( RDC\_Type \* base, rdc\_hardware\_config\_t \* config\_)

This function gets the RDC hardware configurations, including number of bus masters, number of domains, number of memory regions and number of peripherals.

#### **Parameters**

base	RDC peripheral base address.
config	Pointer to the structure to get the configuration.

# 4.0.23.4.4 static void RDC\_EnableInterrupts ( RDC\_Type \* base, uint32\_t mask ) [inline], [static]

### Parameters

base	RDC peripheral base address.
mask	Interrupts to enable, it is OR'ed value of enum _rdc_interrupts.

# 4.0.23.4.5 static void RDC\_DisableInterrupts ( RDC\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	RDC peripheral base address.
------	------------------------------

mask

Interrupts to disable, it is OR'ed value of enum <u>\_rdc\_interrupts</u>.

# 4.0.23.4.6 static uint32\_t RDC\_GetInterruptStatus ( RDC\_Type \* base ) [inline], [static]

#### Parameters

base	RDC peripheral base address.
------	------------------------------

#### Returns

Interrupts pending status, it is OR'ed value of enum <u>\_rdc\_interrupts</u>.

# 4.0.23.4.7 static void RDC\_ClearInterruptStatus ( RDC\_Type \* base, uint32\_t mask ) [inline], [static]

#### Parameters

base	RDC peripheral base address.
mask	Status to clear, it is OR'ed value of enum _rdc_interrupts.

# 4.0.23.4.8 static uint32\_t RDC\_GetStatus ( RDC\_Type \* base ) [inline], [static]

#### Parameters

base	RDC peripheral base address.

#### Returns

mask RDC status, it is OR'ed value of enum \_rdc\_flags.

# 4.0.23.4.9 static void RDC\_ClearStatus ( RDC\_Type \* base, uint32\_t mask ) [inline], [static]

base	RDC peripheral base address.
mask	RDC status to clear, it is OR'ed value of enum _rdc_flags.

# 4.0.23.4.10 void RDC\_SetMasterDomainAssignment ( RDC\_Type \* base, rdc\_master\_t master, const rdc\_domain\_assignment\_t \* domainAssignment )

#### **Parameters**

base	RDC peripheral base address.
master	Which master to set.
domain- Assignment	Pointer to the assignment.

# 4.0.23.4.11 void RDC\_GetDefaultMasterDomainAssignment ( rdc\_domain\_assignment\_t \* domainAssignment )

# The default configuration is:

```
assignment->domainId = 0U;
assignment->lock = 0U;
```

### Parameters

domain-	Pointer to the assignment.
Assignment	

# 4.0.23.4.12 static void RDC\_LockMasterDomainAssignment ( RDC\_Type \* base, rdc\_master\_t master ) [inline], [static]

Once locked, it could not be unlocked until next reset.

#### **Parameters**

master	Which master to lock.

# 4.0.23.4.13 void RDC\_SetPeriphAccessConfig ( RDC\_Type \* base, const rdc\_periph\_access\_config\_t \* config\_)

#### **Parameters**

base	RDC peripheral base address.
config	Pointer to the policy configuration.

# 4.0.23.4.14 void RDC\_GetDefaultPeriphAccessConfig ( rdc\_periph\_access\_config\_t \* config )

The default configuration is:

#### **Parameters**

config	Pointer to the policy configuration.

# 4.0.23.4.15 static void RDC\_LockPeriphAccessConfig ( RDC\_Type \* base, rdc\_periph\_t periph ) [inline], [static]

Once locked, it could not be unlocked until reset.

### Parameters

base	RDC peripheral base address.
periph	Which peripheral to lock.

# 4.0.23.4.16 void RDC\_SetMemAccessConfig ( RDC\_Type \* base, const rdc\_mem\_access\_config\_t \* config )

Note that when setting the baseAddress and endAddress in config, should be aligned to the region resolution, see rdc\_mem\_t definitions.

base	RDC peripheral base address.
config	Pointer to the policy configuration.

### 4.0.23.4.17 void RDC\_GetDefaultMemAccessConfig ( rdc\_mem\_access\_config\_t \* config )

The default configuration is:

#### **Parameters**

config	Pointer to the policy configuration.
--------	--------------------------------------

# 4.0.23.4.18 static void RDC\_LockMemAccessConfig ( RDC\_Type \* base, rdc\_mem\_t mem ) [inline], [static]

Once locked, it could not be unlocked until reset. After locked, you can only call RDC\_SetMemAccess-Valid to enable the configuration, but can not disable it or change other settings.

#### **Parameters**

base	RDC peripheral base address.
mem	Which memory region to lock.

# 4.0.23.4.19 static void RDC\_SetMemAccessValid ( RDC\_Type \* base, rdc\_mem\_t mem, bool valid ) [inline], [static]

Parameters

base	RDC peripheral base address.
mem	Which memory region to operate.
valid	Pass in true to valid, false to invalid.

# 4.0.23.4.20 void RDC\_GetMemViolationStatus ( RDC\_Type \* base, rdc\_mem\_t mem, rdc\_mem\_status\_t \* status )

The first access violation is captured. Subsequent violations are ignored until the status register is cleared. Contents are cleared upon reading the register. Clearing of contents occurs only when the status is read by the memory region's associated domain ID(s).

#### **Parameters**

base	RDC peripheral base address.
mem	Which memory region to get.
status	The returned status.

# 4.0.23.4.21 static void RDC\_ClearMemViolationFlag ( RDC\_Type \* base, rdc\_mem\_t mem ) [inline], [static]

#### **Parameters**

base	RDC peripheral base address.
mem	Which memory region to clear.

# 4.0.23.4.22 static uint8\_t RDC\_GetCurrentMasterDomainId ( RDC\_Type \* base ) [inline], [static]

This function returns the domain ID of the current bus master.

#### **Parameters**

base	RDC peripheral base address.

#### Returns

Domain ID of current bus master.

# 4.0.24 RDC\_SEMA42: Hardware Semaphores Driver

#### 4.0.24.1 Overview

The MCUXpresso SDK provides a driver for the RDC\_SEMA42 module of MCUXpresso SDK devices.

The RDC\_SEMA42 driver should be used together with RDC driver.

Before using the RDC\_SEMA42, call the RDC\_SEMA42\_Init() function to initialize the module. Note that this function only enables the clock but does not reset the gates because the module might be used by other processors at the same time. To reset the gates, call either the RDC\_SEMA42\_ResetGate() or RDC\_SEMA42\_ResetAllGates() functions. The function RDC\_SEMA42\_Deinit() deinitializes the RD-C\_SEMA42.

The RDC\_SEMA42 provides two functions to lock the RDC\_SEMA42 gate. The function RDC\_SEMA42\_TryLock() tries to lock the gate. If the gate has been locked by another processor, this function returns an error immediately. The function RDC\_SEMA42\_Lock() is a blocking method, which waits until the gate is free and locks it.

The RDC\_SEMA42\_Unlock() unlocks the RDC\_SEMA42 gate. The gate can only be unlocked by the processor which locked it. If the gate is not locked by the current processor, this function takes no effect. The function RDC\_SEMA42\_GetGateStatus() returns a status whether the gate is unlocked and which processor locks the gate. The function RDC\_SEMA42\_GetLockDomainID() returns the ID of the domain which has locked the gate.

The RDC\_SEMA42 gate can be reset to unlock forcefully. The function RDC\_SEMA42\_ResetGate() resets a specific gate. The function RDC\_SEMA42\_ResetAllGates() resets all gates.

#### **Macros**

- #define RDC\_SEMA42\_GATE\_NUM\_RESET\_ALL (64U)
  - The number to reset all RDC\_SEMA42 gates.
- #define RDC\_SEMA42\_GATEn(base, n) (((volatile uint8\_t \*)(&((base)->GATE0)))[(n)]) RDC\_SEMA42 gate n register address.
- #define RDC\_SEMA42\_GATE\_COUNT (64U) RDC\_SEMA42 gate count.

#### **Functions**

- void RDC\_SEMA42\_Init (RDC\_SEMAPHORE\_Type \*base) Initializes the RDC\_SEMA42 module.
- void RDC\_SEMA42\_Deinit (RDC\_SEMAPHORE\_Type \*base)
  - De-initializes the RDC SEMA42 module.
- status\_t RDC\_SEMA42\_TryLock (RDC\_SEMAPHORE\_Type \*base, uint8\_t gateNum, uint8\_t masterIndex, uint8\_t domainId)
  - Tries to lock the RDC\_SEMA42 gate.
- void RDC\_SEMA42\_Lock (RDC\_SEMAPHORE\_Type \*base, uint8\_t gateNum, uint8\_t master-Index, uint8\_t domainId)

Locks the RDC\_SEMA42 gate.

- static void RDC\_SEMA42\_Unlock (RDC\_SEMAPHORE\_Type \*base, uint8\_t gateNum) Unlocks the RDC\_SEMA42\_gate.
- static int32\_t RDC\_SEMA42\_GetLockMasterIndex (RDC\_SEMAPHORE\_Type \*base, uint8\_t gateNum)

Gets which master has currently locked the gate.

- int32\_t RDC\_SEMA42\_GetLockDomainID (RDC\_SEMAPHORE\_Type \*base, uint8\_t gateNum) Gets which domain has currently locked the gate.
- status\_t RDC\_SEMA42\_ResetGate (RDC\_SEMAPHORE\_Type \*base, uint8\_t gateNum)

  Resets the RDC\_SEMA42 gate to an unlocked status.
- static status\_t RDC\_SEMA42\_ResetAllGates (RDC\_SEMAPHORE\_Type \*base)

  Resets all RDC\_SEMA42 gates to an unlocked status.

#### **Driver version**

• #define FSL\_RDC\_SEMA42\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 2)) RDC\_SEMA42 driver version.

#### 4.0.24.2 Macro Definition Documentation

- 4.0.24.2.1 #define RDC\_SEMA42\_GATE\_NUM\_RESET\_ALL (64U)
- 4.0.24.2.2 #define RDC\_SEMA42\_GATEn( base, n ) (((volatile uint8\_t \*)(&((base)->GATE0)))[(n)])
- 4.0.24.2.3 #define RDC SEMA42 GATE COUNT (64U)

#### 4.0.24.3 Function Documentation

#### 4.0.24.3.1 void RDC\_SEMA42\_Init ( RDC\_SEMAPHORE\_Type \* base )

This function initializes the RDC\_SEMA42 module. It only enables the clock but does not reset the gates because the module might be used by other processors at the same time. To reset the gates, call either RDC\_SEMA42\_ResetGate or RDC\_SEMA42\_ResetAllGates function.

#### **Parameters**

base	RDC_SEMA42 peripheral base address.
------	-------------------------------------

#### 4.0.24.3.2 void RDC SEMA42 Deinit ( RDC SEMAPHORE Type \* base )

This function de-initializes the RDC\_SEMA42 module. It only disables the clock.

base	RDC_SEMA42 peripheral base address.
------	-------------------------------------

# 4.0.24.3.3 status\_t RDC\_SEMA42\_TryLock ( RDC\_SEMAPHORE\_Type \* base, uint8\_t gateNum, uint8\_t masterIndex, uint8\_t domainId )

This function tries to lock the specific RDC\_SEMA42 gate. If the gate has been locked by another processor, this function returns an error code.

#### **Parameters**

base	RDC_SEMA42 peripheral base address.
gateNum	Gate number to lock.
masterIndex	Current processor master index.
domainId	Current processor domain ID.

#### Return values

kStatus_Success	Lock the sema42 gate successfully.
kStatus_Failed	Sema42 gate has been locked by another processor.

# 4.0.24.3.4 void RDC\_SEMA42\_Lock ( RDC\_SEMAPHORE\_Type \* base, uint8\_t gateNum, uint8\_t masterIndex, uint8 t domainId )

This function locks the specific RDC\_SEMA42 gate. If the gate has been locked by other processors, this function waits until it is unlocked and then lock it.

#### **Parameters**

base	RDC_SEMA42 peripheral base address.
gateNum	Gate number to lock.
masterIndex	Current processor master index.
domainId	Current processor domain ID.

# 4.0.24.3.5 static void RDC\_SEMA42\_Unlock ( RDC\_SEMAPHORE\_Type \* base, uint8\_t gateNum ) [inline], [static]

This function unlocks the specific RDC\_SEMA42 gate. It only writes unlock value to the RDC\_SEMA42 gate register. However, it does not check whether the RDC\_SEMA42 gate is locked by the current

# MCUXpresso SDK API Reference Manual

processor or not. As a result, if the RDC\_SEMA42 gate is not locked by the current processor, this function has no effect.

#### **Parameters**

base	RDC_SEMA42 peripheral base address.
gateNum	Gate number to unlock.

# 4.0.24.3.6 static int32\_t RDC\_SEMA42\_GetLockMasterIndex ( RDC\_SEMAPHORE\_Type \* base, uint8\_t gateNum ) [inline], [static]

#### **Parameters**

base	RDC_SEMA42 peripheral base address.
gateNum	Gate number.

#### Returns

Return -1 if the gate is not locked by any master, otherwise return the master index.

# 4.0.24.3.7 int32\_t RDC\_SEMA42\_GetLockDomainID ( RDC\_SEMAPHORE\_Type \* base, uint8\_t gateNum )

#### **Parameters**

base	RDC_SEMA42 peripheral base address.
gateNum	Gate number.

#### Returns

Return -1 if the gate is not locked by any domain, otherwise return the domain ID.

# 4.0.24.3.8 status\_t RDC\_SEMA42\_ResetGate ( RDC\_SEMAPHORE\_Type \* base, uint8\_t gateNum )

This function resets a RDC\_SEMA42 gate to an unlocked status.

base	RDC_SEMA42 peripheral base address.
gateNum	Gate number.

## Return values

kStatus_Success	RDC_SEMA42 gate is reset successfully.
kStatus_Failed	Some other reset process is ongoing.

## 4.0.24.3.9 static status\_t RDC\_SEMA42\_ResetAllGates ( RDC\_SEMAPHORE\_Type \* base ) [inline], [static]

This function resets all RDC\_SEMA42 gate to an unlocked status.

## **Parameters**

base	RDC_SEMA42 peripheral base address.
------	-------------------------------------

## Return values

kStatus_Success	RDC_SEMA42 is reset successfully.
kStatus_RDC_SEMA42	Some other reset process is ongoing.
Reseting	

### 4.0.25 SAI: Serial Audio Interface

#### 4.0.25.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Serial Audio Interface (SAI) module of MC-UXpresso SDK devices.

SAI driver includes functional APIs and transactional APIs.

Functional APIs target low-level APIs. Functional APIs can be used for SAI initialization, configuration and operation, and for optimization and customization purposes. Using the functional API requires the knowledge of the SAI peripheral and how to organize functional APIs to meet the application requirements. All functional API use the peripheral base address as the first parameter. SAI functional operation groups provide the functional API set.

Transactional APIs target high-level APIs. Transactional APIs can be used to enable the peripheral and in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are a critical requirement, see the transactional API implementation and write a custom code. All transactional APIs use the sai\_handle\_t as the first parameter. Initialize the handle by calling the SAI\_TransferTxCreateHandle() or SAI\_TransferRxCreateHandle() API.

Transactional APIs support asynchronous transfer. This means that the functions SAI\_TransferSendNon-Blocking() and SAI\_TransferReceiveNonBlocking() set up the interrupt for data transfer. When the transfer completes, the upper layer is notified through a callback function with the kStatus\_SAI\_TxIdle and kStatus\_SAI\_RxIdle status.

#Typical configurations(#SAIConfigurations)

## Bit width configuration

SAI driver support 8/16/24/32bits stereo/mono raw audio data transfer. SAI EDMA driver support 8/16/32bits stereo/mono raw audio data transfer, since the EDMA doesn't support 24bit data width, so application should pre-convert the 24bit data to 32bit. SAI DMA driver support 8/16/32bits stereo/mono raw audio data transfer, since the EDMA doesn't support 24bit data width, so application should pre-convert the 24bit data to 32bit. SAI SDMA driver support 8/16/24/32bits stereo/mono raw audio data transfer.

## Frame configuration

SAI driver support I2S, DSP, Left justified, Right justified, TDM mode. Application can call the api directly: SAI\_GetClassicI2SConfig SAI\_GetLeftJustifiedConfig SAI\_GetRightJustifiedConfig SAI\_GetTDMConfig SAI\_GetDSPConfig

## 4.0.25.2 Typical use case

## 4.0.25.2.1 SAI Send/receive using an interrupt method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/sai

## 4.0.25.2.2 SAI Send/receive using a DMA method

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/sai

## **Modules**

- SAI DMA Driver
- SAI Driver
- SAI EDMA Driver
- SAI SDMA Driver

## 4.0.26 SAI Driver

#### 4.0.26.1 Overview

#### **Data Structures**

```
    struct sai config t

     SAI user configuration structure. More...

    struct sai_transfer_format_t

     sai transfer format More...

    struct sai master clock t

     master clock configurations More...
• struct sai fifo t
     sai fifo configurations More...
struct sai_bit_clock_t
     sai bit clock configurations More...
struct sai_frame_sync_t
     sai frame sync configurations More...

    struct sai_serial_data_t

     sai serial data configurations More...

    struct sai_transceiver_t

     sai transceiver configurations More...
• struct sai_transfer_t
     SAI transfer structure. More...

    struct sai handle t

     SAI handle structure. More...
```

#### **Macros**

• #define SAI\_XFER\_QUEUE\_SIZE (4U)

SAI transfer queue size, user can refine it according to use case.

## **Typedefs**

• typedef void(\* sai\_transfer\_callback\_t)(I2S\_Type \*base, sai\_handle\_t \*handle, status\_t status, void \*userData)

SAI transfer callback prototype.

#### **Enumerations**

```
    enum {
        kStatus_SAI_TxBusy = MAKE_STATUS(kStatusGroup_SAI, 0),
        kStatus_SAI_RxBusy = MAKE_STATUS(kStatusGroup_SAI, 1),
        kStatus_SAI_TxError = MAKE_STATUS(kStatusGroup_SAI, 2),
        kStatus_SAI_RxError = MAKE_STATUS(kStatusGroup_SAI, 3),
        kStatus_SAI_QueueFull = MAKE_STATUS(kStatusGroup_SAI, 4),
        kStatus_SAI_TxIdle = MAKE_STATUS(kStatusGroup_SAI, 5),
```

#### MCUXpresso SDK API Reference Manual

```
kStatus SAI RxIdle = MAKE STATUS(kStatusGroup SAI, 6) }
    _sai_status_t, SAI return status.
• enum {
 kSAI Channel0Mask = 1 << 0U,
 kSAI_Channel1Mask = 1 << 1U,
 kSAI Channel2Mask = 1 << 2U,
 kSAI_Channel3Mask = 1 << 3U,
 kSAI_Channel4Mask = 1 << 4U,
 kSAI Channel5Mask = 1 << 5U,
 kSAI Channel6Mask = 1 << 6U,
 kSAI_Channel7Mask = 1 << 7U
    _sai_channel_mask,.sai channel mask value, actual channel numbers is depend soc specific
enum sai_protocol_t {
  kSAI BusLeftJustified = 0x0U,
 kSAI_BusRightJustified,
 kSAI BusI2S.
 kSAI_BusPCMA,
 kSAI BusPCMB }
    Define the SAI bus type.
enum sai_master_slave_t {
  kSAI_Master = 0x0U,
 kSAI Slave = 0x1U,
 kSAI_Bclk_Master_FrameSync_Slave = 0x2U,
 kSAI_Bclk_Slave_FrameSync_Master = 0x3U }
    Master or slave mode.
enum sai_mono_stereo_t {
 kSAI_Stereo = 0x0U,
 kSAI MonoRight,
 kSAI_MonoLeft }
    Mono or stereo audio format.
• enum sai data order t {
 kSAI DataLSB = 0x0U,
 kSAI_DataMSB }
    SAI data order, MSB or LSB.
enum sai_clock_polarity_t {
 kSAI_PolarityActiveHigh = 0x0U,
 kSAI PolarityActiveLow = 0x1U,
 kSAI_SampleOnFallingEdge = 0x0U,
 kSAI_SampleOnRisingEdge = 0x1U }
    SAI clock polarity, active high or low.
enum sai_sync_mode_t {
 kSAI\_ModeAsync = 0x0U,
 kSAI_ModeSync }
    Synchronous or asynchronous mode.
• enum sai bclk source t {
```

```
kSAI BclkSourceBusclk = 0x0U,
 kSAI_BclkSourceMclkOption1 = 0x1U,
 kSAI_BclkSourceMclkOption2 = 0x2U,
 kSAI_BclkSourceMclkOption3 = 0x3U,
 kSAI BclkSourceMclkDiv = 0x1U,
 kSAI BclkSourceOtherSai0 = 0x2U,
 kSAI_BclkSourceOtherSai1 = 0x3U }
    Bit clock source.

    enum {

 kSAI WordStartInterruptEnable,
 kSAI_SyncErrorInterruptEnable = I2S_TCSR_SEIE_MASK,
 kSAI_FIFOWarningInterruptEnable = I2S_TCSR_FWIE_MASK,
 kSAI_FIFOErrorInterruptEnable = I2S_TCSR_FEIE_MASK,
 kSAI FIFORequestInterruptEnable = I2S TCSR FRIE MASK }
    sai interrupt enable t, The SAI interrupt enable flag

    enum {

 kSAI_FIFOWarningDMAEnable = I2S_TCSR_FWDE_MASK,
 kSAI FIFORequestDMAEnable = I2S TCSR FRDE MASK }
    _sai_dma_enable_t, The DMA request sources

    enum {

 kSAI_WordStartFlag = I2S_TCSR_WSF_MASK,
 kSAI_SyncErrorFlag = I2S_TCSR_SEF_MASK,
 kSAI_FIFOErrorFlag = I2S_TCSR_FEF_MASK,
 kSAI_FIFORequestFlag = I2S_TCSR_FRF_MASK,
 kSAI_FIFOWarningFlag = I2S_TCSR_FWF_MASK }
    _sai_flags, The SAI status flag
enum sai_reset_type_t {
 kSAI_ResetTypeSoftware = I2S_TCSR_SR_MASK,
 kSAI_ResetTypeFIFO = I2S_TCSR_FR_MASK,
 kSAI_ResetAll = I2S_TCSR_SR_MASK | I2S_TCSR_FR_MASK }
    The reset type.
enum sai_fifo_packing_t {
 kSAI_FifoPackingDisabled = 0x0U,
 kSAI_FifoPacking8bit = 0x2U,
 kSAI_FifoPacking16bit = 0x3U }
    The SAI packing mode The mode includes 8 bit and 16 bit packing.
enum sai_sample_rate_t {
```

```
kSAI SampleRate8KHz = 8000U,
 kSAI_SampleRate11025Hz = 11025U,
 kSAI SampleRate12KHz = 12000U,
 kSAI_SampleRate16KHz = 16000U,
 kSAI_SampleRate22050Hz = 22050U,
 kSAI SampleRate24KHz = 24000U,
 kSAI_SampleRate32KHz = 32000U,
 kSAI_SampleRate44100Hz = 44100U,
 kSAI SampleRate48KHz = 48000U,
 kSAI_SampleRate96KHz = 96000U,
 kSAI_SampleRate192KHz = 192000U,
 kSAI SampleRate384KHz = 384000U }
    Audio sample rate.
enum sai_word_width_t {
  kSAI WordWidth8bits = 8U,
 kSAI_WordWidth16bits = 16U,
 kSAI WordWidth24bits = 24U,
 kSAI WordWidth32bits = 32U }
    Audio word width.
enum sai_data_pin_state_t {
 kSAI DataPinStateTriState,
 kSAI DataPinStateOutputZero = 1U }
    sai data pin state definition
enum sai_transceiver_type_t {
 kSAI Transmitter = 0U,
 kSAI Receiver = 1U }
    sai transceiver type
• enum sai frame sync len t {
 kSAI_FrameSyncLenOneBitClk = 0U,
 kSAI_FrameSyncLenPerWordWidth = 1U }
    sai frame sync len
```

#### **Driver version**

• #define FSL\_SAI\_DRIVER\_VERSION (MAKE\_VERSION(2, 2, 2)) *Version 2.2.2.* 

## Initialization and deinitialization

```
    void SAI_TxInit (I2S_Type *base, const sai_config_t *config)
        Initializes the SAI Tx peripheral.
    void SAI_RxInit (I2S_Type *base, const sai_config_t *config)
        Initializes the SAI Rx peripheral.
    void SAI_TxGetDefaultConfig (sai_config_t *config)
        Sets the SAI Tx configuration structure to default values.
    void SAI_RxGetDefaultConfig (sai_config_t *config)
```

MCUXpresso SDK API Reference Manual

Sets the SAI Rx configuration structure to default values.

• void SAI\_Init (I2S\_Type \*base)

*Initializes the SAI peripheral.* 

• void SAI\_Deinit (I2S\_Type \*base)

De-initializes the SAI peripheral.

• void SAI TxReset (I2S Type \*base)

Resets the SAI Tx.

• void SAI\_RxReset (I2S\_Type \*base)

Resets the SAI Rx.

• void SAI\_TxEnable (I2S\_Type \*base, bool enable)

Enables/disables the SAI Tx.

• void SAI\_RxEnable (I2S\_Type \*base, bool enable)

Enables/disables the SAI Rx.

- static void SAI\_TxSetBitClockDirection (I2S\_Type \*base, sai\_master\_slave\_t masterSlave) Set Rx bit clock direction.
- static void SAI\_RxSetBitClockDirection (I2S\_Type \*base, sai\_master\_slave\_t masterSlave) Set Rx bit clock direction.
- static void SAI\_RxSetFrameSyncDirection (I2S\_Type \*base, sai\_master\_slave\_t masterSlave) Set Rx frame sync direction.
- static void SAI\_TxSetFrameSyncDirection (I2S\_Type \*base, sai\_master\_slave\_t masterSlave) Set Tx frame sync direction.
- void SAI\_TxSetBitClockRate (I2S\_Type \*base, uint32\_t sourceClockHz, uint32\_t sampleRate, uint32\_t bitWidth, uint32\_t channelNumbers)

Transmitter bit clock rate configurations.

• void SAI\_RxSetBitClockRate (I2S\_Type \*base, uint32\_t sourceClockHz, uint32\_t sampleRate, uint32\_t bitWidth, uint32\_t channelNumbers)

Receiver bit clock rate configurations.

• void SAI\_TxSetBitclockConfig (I2S\_Type \*base, sai\_master\_slave\_t masterSlave, sai\_bit\_clock\_t \*config)

Transmitter Bit clock configurations.

• void SAI\_RxSetBitclockConfig (I2S\_Type \*base, sai\_master\_slave\_t masterSlave, sai\_bit\_clock\_t \*config)

Receiver Bit clock configurations.

• void SAI\_SetMasterClockConfig (I2S\_Type \*base, sai\_master\_clock\_t \*config)

Master clock configurations.

• void SAI\_TxSetFifoConfig (I2S\_Type \*base, sai\_fifo\_t \*config)

SAI transmitter fifo configurations.

- void SAI\_RxSetFifoConfig (I2S\_Type \*base, sai\_fifo\_t \*config)

  SAI receiver fifo configurations.
- void SAI\_TxSetFrameSyncConfig (I2S\_Type \*base, sai\_master\_slave\_t masterSlave, sai\_frame\_-sync\_t \*config)

SAI transmitter Frame sync configurations.

void SAI\_RxSetFrameSyncConfig (I2S\_Type \*base, sai\_master\_slave\_t masterSlave, sai\_frame\_-sync\_t \*config)

SAI receiver Frame sync configurations.

- void SAI\_TxSetSerialDataConfig (I2S\_Type \*base, sai\_serial\_data\_t \*config)
  - SAI transmitter Serial data configurations.
- void SAI\_RxSetSerialDataConfig (I2S\_Type \*base, sai\_serial\_data\_t \*config) SAI receiver Serial data configurations.
- void SAI TxSetConfig (I2S Type \*base, sai transceiver t \*config)

SAI transmitter configurations.

• void SAI\_RxSetConfig (I2S\_Type \*base, sai\_transceiver\_t \*config)

SAI receiver configurations.

• void SAI\_GetClassicI2SConfig (sai\_transceiver\_t \*config, sai\_word\_width\_t bitWidth, sai\_mono\_stereo\_t mode, uint32\_t saiChannelMask)

Get classic I2S mode configurations.

• void SAI\_GetLeftJustifiedConfig (sai\_transceiver\_t \*config, sai\_word\_width\_t bitWidth, sai\_mono\_stereo\_t mode, uint32\_t saiChannelMask)

Get left justified mode configurations.

• void SAI\_GetRightJustifiedConfig (sai\_transceiver\_t \*config, sai\_word\_width\_t bitWidth, sai\_mono\_stereo\_t mode, uint32\_t saiChannelMask)

Get right justified mode configurations.

- void SAI\_GetTDMConfig (sai\_transceiver\_t \*config, sai\_frame\_sync\_len\_t frameSyncWidth, sai\_word\_width\_t bitWidth, uint32\_t dataWordNum, uint32\_t saiChannelMask)
   Get TDM mode configurations.
- void SAI\_GetDSPConfig (sai\_transceiver\_t \*config, sai\_frame\_sync\_len\_t frameSyncWidth, sai\_word\_width\_t bitWidth, sai\_mono\_stereo\_t mode, uint32\_t saiChannelMask)
   Get DSP mode configurations.

#### **Status**

• static uint32\_t SAI\_TxGetStatusFlag (I2S\_Type \*base)

Gets the SAI Tx status flag state.

- static void SAI\_TxClearStatusFlags (I2S\_Type \*base, uint32\_t mask) Clears the SAI Tx status flag state.
- static uint32\_t SAI\_RxGetStatusFlag (I2S\_Type \*base)

Gets the SAI Tx status flag state.

- static void SAI\_RxClearStatusFlags (I2S\_Type \*base, uint32\_t mask) Clears the SAI Rx status flag state.
- void SAI\_TxSoftwareReset (I2S\_Type \*base, sai\_reset\_type\_t type)

  Do software reset or FIFO reset.
- void SAI\_RxSoftwareReset (I2S\_Type \*base, sai\_reset\_type\_t type)

  Do software reset or FIFO reset.
- void SAI\_TxSetChannelFIFOMask (I2S\_Type \*base, uint8\_t mask)

  Set the Tx channel FIFO enable mask.
- void SAI\_RxSetChannelFIFOMask (I2S\_Type \*base, uint8\_t mask) Set the Rx channel FIFO enable mask.
- void SAI\_TxSetDataOrder (I2S\_Type \*base, sai\_data\_order\_t order)

  Set the Tx data order.
- void SAI\_RxSetDataOrder (I2S\_Type \*base, sai\_data\_order\_t order)

  Set the Rx data order.
- void SAI\_TxSetBitClockPolarity (I2S\_Type \*base, sai\_clock\_polarity\_t polarity) Set the Tx data order.
- void SAI\_RxSetBitClockPolarity (I2S\_Type \*base, sai\_clock\_polarity\_t polarity)
   Set the Rx data order.
- void SAI\_TxSetFrameSyncPolarity (I2S\_Type \*base, sai\_clock\_polarity\_t polarity) Set the Tx data order.
- void SAI\_RxSetFrameSyncPolarity (I2S\_Type \*base, sai\_clock\_polarity\_t polarity) Set the Rx data order.
- void SAI\_TxSetFIFOPacking (I2S\_Type \*base, sai\_fifo\_packing\_t pack)

Set Tx FIFO packing feature.

- void SAI\_RxSetFIFOPacking (I2S\_Type \*base, sai\_fifo\_packing\_t pack)

  Set Rx FIFO packing feature.
- static void SAI\_TxSetFIFOErrorContinue (I2S\_Type \*base, bool isEnabled) Set Tx FIFO error continue.
- static void SAI\_RxSetFIFOErrorContinue (I2S\_Type \*base, bool isEnabled) Set Rx FIFO error continue.

## Interrupts

- static void SAI\_TxEnableInterrupts (I2S\_Type \*base, uint32\_t mask) Enables the SAI Tx interrupt requests.
- static void SAI\_RxEnableInterrupts (I2S\_Type \*base, uint32\_t mask) Enables the SAI Rx interrupt requests.
- static void SAI\_TxDisableInterrupts (I2S\_Type \*base, uint32\_t mask)

  Disables the SAI Tx interrupt requests.
- static void SAI\_RxDisableInterrupts (I2S\_Type \*base, uint32\_t mask)

  Disables the SAI Rx interrupt requests.

#### **DMA Control**

- static void SAI\_TxEnableDMA (I2S\_Type \*base, uint32\_t mask, bool enable) Enables/disables the SAI Tx DMA requests.
- static void SAI\_RxEnableDMA (I2S\_Type \*base, uint32\_t mask, bool enable) Enables/disables the SAI Rx DMA requests.
- static uint32\_t SAI\_TxGetDataRegisterAddress (I2S\_Type \*base, uint32\_t channel)

  Gets the SAI Tx data register address.
- static uint32\_t SAI\_RxGetDataRegisterAddress (I2S\_Type \*base, uint32\_t channel) Gets the SAI Rx data register address.

## **Bus Operations**

- void SAI\_TxSetFormat (I2S\_Type \*base, sai\_transfer\_format\_t \*format, uint32\_t mclkSource-ClockHz, uint32\_t bclkSourceClockHz)
   Configures the SAI Tx audio format.
- void SAI\_RxSetFormat (I2S\_Type \*base, sai\_transfer\_format\_t \*format, uint32\_t mclkSource-ClockHz, uint32\_t bclkSourceClockHz)
- Configures the SAI Rx audio format.

   void SAI\_WriteBlocking (I2S\_Type \*base, uint32\_t channel, uint32\_t bitWidth, uint8\_t \*buffer, uint32\_t size)

Sends data using a blocking method.

- void SAI\_WriteMultiChannelBlocking (I2S\_Type \*base, uint32\_t channel, uint32\_t channelMask, uint32\_t bitWidth, uint8\_t \*buffer, uint32\_t size)
- Sends data to multi channel using a blocking method.
   static void SAI\_WriteData (I2S\_Type \*base, uint32\_t channel, uint32\_t data)
   Writes data into SAI FIFO.
- void SAI\_ReadBlocking (I2S\_Type \*base, uint32\_t channel, uint32\_t bitWidth, uint8\_t \*buffer, uint32\_t size)

Receives data using a blocking method.

• void SAI\_ReadMultiChannelBlocking (I2S\_Type \*base, uint32\_t channel, uint32\_t channelMask, uint32\_t bitWidth, uint8\_t \*buffer, uint32\_t size)

Receives multi channel data using a blocking method.

• static uint32\_t SAI\_ReadData (I2S\_Type \*base, uint32\_t channel)

Reads data from the SAI FIFO.

#### **Transactional**

• void SAI\_TransferTxCreateHandle (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transfer\_callback\_t callback, void \*userData)

*Initializes the SAI Tx handle.* 

void SAI\_TransferRxCreateHandle (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transfer\_callback\_t callback, void \*userData)

*Initializes the SAI Rx handle.* 

- void SAI\_TransferTxSetConfig (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transceiver\_t \*config) SAI transmitter transfer configurations.
- void SAI\_TransferRxSetConfig (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transceiver\_t \*config) SAI receiver transfer configurations.
- status\_t SAI\_TransferTxSetFormat (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transfer\_format\_t \*format, uint32\_t mclkSourceClockHz, uint32\_t bclkSourceClockHz)

Configures the SAI Tx audio format.

• status\_t SAI\_TransferRxSetFormat (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transfer\_format\_t \*format, uint32\_t mclkSourceClockHz, uint32\_t bclkSourceClockHz)

Configures the SAI Rx audio format.

status\_t SAI\_TransferSendNonBlocking (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transfer\_t \*xfer)

Performs an interrupt non-blocking send transfer on SAI.

• status\_t SAI\_TransferReceiveNonBlocking (I2S\_Type \*base, sai\_handle\_t \*handle, sai\_transfer\_t \*xfer)

Performs an interrupt non-blocking receive transfer on SAI.

- status\_t SAI\_TransferGetSendCount (I2S\_Type \*base, sai\_handle\_t \*handle, size\_t \*count)

  Gets a set byte count.
- status\_t SAI\_TransferGetReceiveCount (I2S\_Type \*base, sai\_handle\_t \*handle, size\_t \*count)

  Gets a received byte count.
- void SAI\_TransferAbortSend (I2S\_Type \*base, sai\_handle\_t \*handle)

Aborts the current send.

- void SAI\_TransferAbortReceive (I2S\_Type \*base, sai\_handle\_t \*handle)
- Aborts the current IRQ receive.
   void SAI TransferTerminateSend (I2S Type \*base, sai handle t \*handle)
- Terminate all SAI send.

   void SAI TransferTerminateReceive (I2S Type \*base sai handle t \*handle
- void SAI\_TransferTerminateReceive (I2S\_Type \*base, sai\_handle\_t \*handle)

  Terminate all SAI receive.
- void SAI\_TransferTxHandleIRQ (I2S\_Type \*base, sai\_handle\_t \*handle)

  Tx interrupt handler.
- void SAI\_TransferRxHandleIRQ (I2S\_Type \*base, sai\_handle\_t \*handle)

  Tx interrupt handler.

MCUXpresso SDK API Reference Manual

#### 4.0.26.2 Data Structure Documentation

## 4.0.26.2.1 struct sai\_config\_t

#### **Data Fields**

• sai\_protocol\_t protocol

Audio bus protocol in SAI.

• sai\_sync\_mode\_t syncMode

SAI sync mode, control Tx/Rx clock sync.

• bool mclkOutputEnable

Master clock output enable, true means master clock divider enabled.

• sai bclk source t bclkSource

Bit Clock source.

sai\_master\_slave\_t masterSlave

Master or slave.

### 4.0.26.2.2 struct sai\_transfer\_format\_t

#### **Data Fields**

• uint32\_t sampleRate\_Hz

Sample rate of audio data.

• uint32 t bitWidth

Data length of audio data, usually 8/16/24/32 bits.

• sai\_mono\_stereo\_t stereo

Mono or stereo.

uint8 t watermark

Watermark value.

• uint8 t channel

Transfer start channel.

• uint8 t channelMask

enabled channel mask value, reference \_sai\_channel\_mask

• uint8 t endChannel

end channel number

• uint8\_t channelNums

Total enabled channel numbers.

• sai\_protocol\_t protocol

Which audio protocol used.

bool isFrameSyncCompact

True means Frame sync length is configurable according to bitWidth, false means frame sync length is 64 times of bit clock.

#### 4.0.26.2.2.1 Field Documentation

#### 4.0.26.2.2.1.1 bool sai\_transfer\_format\_t::isFrameSyncCompact

#### 4.0.26.2.3 struct sai master clock t

#### **Data Fields**

• bool mclkOutputEnable

master clock output enable

• uint32\_t mclkHz

target mclk frequency

• uint32\_t mclkSourceClkHz

mclk source frequency

## 4.0.26.2.4 struct sai\_fifo\_t

#### **Data Fields**

• bool fifoContinueOneError

fifo continues when error occur

• sai\_fifo\_packing\_t fifoPacking

fifo packing mode

• uint8\_t fifoWatermark

fifo watermark

### 4.0.26.2.5 struct sai\_bit\_clock\_t

#### **Data Fields**

bool bclkSrcSwap

bit clock source swap

bool bclkInputDelay

bit clock actually used by the transmitter is delayed by the pad output delay, this has effect of decreasing the data input setup time, but increasing the data output valid time.

• sai\_clock\_polarity\_t bclkPolarity

bit clock polarity

• sai bclk source t bclkSource

bit Clock source

#### 4.0.26.2.5.1 Field Documentation

## 4.0.26.2.5.1.1 bool sai\_bit\_clock\_t::bclkInputDelay

#### 4.0.26.2.6 struct sai\_frame\_sync\_t

#### **Data Fields**

uint8\_t frameSyncWidth

frame sync width in number of bit clocks

bool frameSyncEarly

TRUE is frame sync assert one bit before the first bit of frame FALSE is frame sync assert with the first bit of the frame.

sai\_clock\_polarity\_t frameSyncPolarity

frame sync polarity

#### 4.0.26.2.7 struct sai serial data t

#### **Data Fields**

• sai\_data\_pin\_state\_t dataMode

sai data pin state when slots masked or channel disabled

• sai data order t dataOrder

configure whether the LSB or MSB is transmitted first

uint8\_t dataWord0Length

configure the number of bits in the first word in each frame

uint8\_t dataWordNLength

configure the number of bits in the each word in each frame, except the first word

uint8\_t dataWordLength

used to record the data length for dma transfer

uint8 t dataFirstBitShifted

Configure the bit index for the first bit transmitted for each word in the frame.

uint8 t dataWordNum

configure the number of words in each frame

uint32\_t dataMaskedWord

configure whether the transmit word is masked

#### 4.0.26.2.8 struct sai\_transceiver\_t

#### **Data Fields**

• sai\_serial\_data\_t serialData

serial data configurations

sai\_frame\_sync\_t frameSync

ws configurations

sai\_bit\_clock\_t bitClock

bit clock configurations

• sai fifo t fifo

fifo configurations

• sai\_master\_slave\_t masterSlave

transceiver is master or slave

sai\_sync\_mode\_t syncMode

transceiver sync mode

• uint8 t startChannel

Transfer start channel.

• uint8 t channelMask

enabled channel mask value, reference \_sai\_channel\_mask

uint8\_t endChannel

end channel number

• uint8\_t channelNums

Total enabled channel numbers.

#### 4.0.26.2.9 struct sai transfer t

#### **Data Fields**

• uint8\_t \* data

Data start address to transfer.

• size t dataSize

Transfer size.

### 4.0.26.2.9.1 Field Documentation

4.0.26.2.9.1.1 uint8 t\* sai transfer t::data

4.0.26.2.9.1.2 size\_t sai\_transfer\_t::dataSize

4.0.26.2.10 struct sai\_handle

#### **Data Fields**

• I2S\_Type \* base

base address

• uint32\_t state

Transfer status.

• sai transfer callback t callback

Callback function called at transfer event.

void \* userData

Callback parameter passed to callback function.

• uint8\_t bitWidth

Bit width for transfer, 8/16/24/32 bits.

• uint8\_t channel

Transfer start channel.

• uint8\_t channelMask

enabled channel mask value, refernece \_sai\_channel\_mask

• uint8\_t endChannel

end channel number

• uint8\_t channelNums

Total enabled channel numbers.

• sai\_transfer\_t saiQueue [SAI\_XFER\_QUEUE\_SIZE]

Transfer queue storing queued transfer.

• size\_t transferSize [SAI\_XFER\_QUEUE\_SIZE]

Data bytes need to transfer.

• volatile uint8\_t queueUser

*Index for user to queue transfer.* 

• volatile uint8\_t queueDriver

Index for driver to get the transfer data and size.

• uint8\_t watermark

## MCUXpresso SDK API Reference Manual

#### Watermark value.

#### 4.0.26.3 Macro Definition Documentation

#### 4.0.26.3.1 #define SAI XFER QUEUE SIZE (4U)

## 4.0.26.4 Enumeration Type Documentation

#### 4.0.26.4.1 anonymous enum

#### Enumerator

```
kStatus_SAI_TxBusy SAI Tx is busy.
kStatus_SAI_RxBusy SAI Rx is busy.
kStatus_SAI_TxError SAI Tx FIFO error.
kStatus_SAI_RxError SAI Rx FIFO error.
kStatus_SAI_QueueFull SAI transfer queue is full.
kStatus_SAI_TxIdle SAI Tx is idle.
kStatus_SAI_RxIdle SAI Rx is idle.
```

### 4.0.26.4.2 anonymous enum

#### Enumerator

```
kSAI_Channel0Mask channel 0 mask value kSAI_Channel1Mask channel 1 mask value channel 2 mask value channel 3 mask value channel 3 mask value channel 4 mask value channel 5 mask value kSAI_Channel5Mask channel 5 mask value kSAI_Channel6Mask channel 6 mask value channel 7 mask value channel 7 mask value channel 7 mask value
```

## 4.0.26.4.3 enum sai\_protocol\_t

#### Enumerator

```
kSAI_BusLeftJustified Uses left justified format.
kSAI_BusRightJustified Uses right justified format.
kSAI_BusI2S Uses I2S format.
kSAI_BusPCMA Uses I2S PCM A format.
kSAI_BusPCMB Uses I2S PCM B format.
```

### 4.0.26.4.4 enum sai master slave t

#### Enumerator

**kSAI\_Master** Master mode include bclk and frame sync.

**kSAI\_Slave** Slave mode include bclk and frame sync.

kSAI\_Bclk\_Master\_FrameSync\_Slave bclk in master mode, frame sync in slave mode

kSAI\_Bclk\_Slave\_FrameSync\_Master bclk in slave mode, frame sync in master mode

## 4.0.26.4.5 enum sai\_mono\_stereo\_t

#### Enumerator

kSAI\_Stereo Stereo sound.

**kSAI** MonoRight Only Right channel have sound.

**kSAI\_MonoLeft** Only left channel have sound.

#### 4.0.26.4.6 enum sai data order t

#### Enumerator

kSAI\_DataLSB LSB bit transferred first.

kSAI\_DataMSB MSB bit transferred first.

#### 4.0.26.4.7 enum sai clock polarity t

#### Enumerator

**kSAI\_PolarityActiveHigh** Drive outputs on rising edge.

**kSAI\_PolarityActiveLow** Drive outputs on falling edge.

kSAI\_SampleOnFallingEdge Sample inputs on falling edge.

kSAI\_SampleOnRisingEdge Sample inputs on rising edge.

#### 4.0.26.4.8 enum sai\_sync\_mode\_t

#### Enumerator

kSAI ModeAsync Asynchronous mode.

**kSAI\_ModeSync** Synchronous mode (with receiver or transmit)

#### 4.0.26.4.9 enum sai\_bclk\_source\_t

#### Enumerator

kSAI\_BclkSourceBusclk Bit clock using bus clock.

kSAI\_BclkSourceMclkOption1 Bit clock MCLK option 1.

kSAI\_BclkSourceMclkOption2 Bit clock MCLK option2.

kSAI\_BclkSourceMclkOption3 Bit clock MCLK option3.

kSAI\_BclkSourceMclkDiv Bit clock using master clock divider.

kSAI\_BclkSourceOtherSaiO Bit clock from other SAI device.

kSAI\_BclkSourceOtherSail Bit clock from other SAI device.

## 4.0.26.4.10 anonymous enum

#### Enumerator

**kSAI\_WordStartInterruptEnable** Word start flag, means the first word in a frame detected.

**kSAI\_SyncErrorInterruptEnable** Sync error flag, means the sync error is detected.

**kSAI\_FIFOWarningInterruptEnable** FIFO warning flag, means the FIFO is empty.

kSAI\_FIFOErrorInterruptEnable FIFO error flag.

**kSAI\_FIFORequestInterruptEnable** FIFO request, means reached watermark.

#### 4.0.26.4.11 anonymous enum

#### Enumerator

**kSAI\_FIFOWarningDMAEnable** FIFO warning caused by the DMA request.

kSAI\_FIFORequestDMAEnable FIFO request caused by the DMA request.

#### 4.0.26.4.12 anonymous enum

#### Enumerator

**kSAI\_WordStartFlag** Word start flag, means the first word in a frame detected.

kSAI\_SyncErrorFlag Sync error flag, means the sync error is detected.

**kSAI\_FIFOErrorFlag** FIFO error flag.

kSAI\_FIFORequestFlag FIFO request flag.

kSAI FIFOWarningFlag FIFO warning flag.

### 4.0.26.4.13 enum sai\_reset\_type\_t

#### Enumerator

**kSAI** ResetTypeSoftware Software reset, reset the logic state.

**kSAI\_ResetTypeFIFO** FIFO reset, reset the FIFO read and write pointer.

kSAI\_ResetAll All reset.

#### MCUXpresso SDK API Reference Manual

## 4.0.26.4.14 enum sai\_fifo\_packing\_t

#### Enumerator

kSAI\_FifoPackingDisabled Packing disabled.kSAI\_FifoPacking8bit 8 bit packing enabledkSAI\_FifoPacking16bit 16bit packing enabled

## 4.0.26.4.15 enum sai\_sample\_rate\_t

#### Enumerator

kSAI\_SampleRate11025Hz Sample rate 1025 Hz.
kSAI\_SampleRate12KHz Sample rate 12000 Hz.
kSAI\_SampleRate16KHz Sample rate 16000 Hz.
kSAI\_SampleRate22050Hz Sample rate 22050 Hz.
kSAI\_SampleRate24KHz Sample rate 24000 Hz.
kSAI\_SampleRate32KHz Sample rate 32000 Hz.
kSAI\_SampleRate44100Hz Sample rate 44100 Hz.
kSAI\_SampleRate48KHz Sample rate 48000 Hz.
kSAI\_SampleRate192KHz Sample rate 96000 Hz.
kSAI\_SampleRate192KHz Sample rate 192000 Hz.
kSAI\_SampleRate384KHz Sample rate 384000 Hz.

#### 4.0.26.4.16 enum sai\_word\_width\_t

### Enumerator

kSAI\_WordWidth8bits Audio data width 8 bits.
kSAI\_WordWidth16bits Audio data width 16 bits.
kSAI\_WordWidth24bits Audio data width 24 bits.
kSAI WordWidth32bits Audio data width 32 bits.

## 4.0.26.4.17 enum sai\_data\_pin\_state\_t

#### Enumerator

- kSAI\_DataPinStateTriState transmit data pins are tri-stated when slots are masked or channels are disabled
- **kSAI\_DataPinStateOutputZero** transmit data pins are never tri-stated and will output zero when slots are masked or channel disabled

## **MCUXpresso SDK API Reference Manual**

## 4.0.26.4.18 enum sai\_transceiver\_type\_t

#### Enumerator

**kSAI\_Transmitter** sai transmitter **kSAI Receiver** sai receiver

#### 4.0.26.4.19 enum sai frame sync len t

#### Enumerator

**kSAI\_FrameSyncLenOneBitClk** 1 bit clock frame sync len for DSP mode **kSAI\_FrameSyncLenPerWordWidth** Frame sync length decided by word width.

#### 4.0.26.5 Function Documentation

## 4.0.26.5.1 void SAI\_TxInit ( I2S\_Type \* base, const sai\_config\_t \* config\_)

Ungates the SAI clock, resets the module, and configures SAI Tx with a configuration structure. The configuration structure can be custom filled or set with default values by SAI\_TxGetDefaultConfig().

#### Note

This API should be called at the beginning of the application to use the SAI driver. Otherwise, accessing the SAIM module can cause a hard fault because the clock is not enabled.

#### **Parameters**

base	SAI base pointer
config	SAI configuration structure.

## 4.0.26.5.2 void SAI\_RxInit ( I2S\_Type \* base, const sai\_config\_t \* config )

Ungates the SAI clock, resets the module, and configures the SAI Rx with a configuration structure. The configuration structure can be custom filled or set with default values by SAI\_RxGetDefaultConfig().

#### Note

This API should be called at the beginning of the application to use the SAI driver. Otherwise, accessing the SAI module can cause a hard fault because the clock is not enabled.

base	SAI base pointer
config	SAI configuration structure.

## 4.0.26.5.3 void SAI\_TxGetDefaultConfig ( sai\_config\_t \* config )

This API initializes the configuration structure for use in SAI\_TxConfig(). The initialized structure can remain unchanged in SAI\_TxConfig(), or it can be modified before calling SAI\_TxConfig(). This is an example.

```
sai_config_t config;
SAI_TxGetDefaultConfig(&config);
```

#### **Parameters**

config	pointer to master configuration structure
--------	---

## 4.0.26.5.4 void SAI\_RxGetDefaultConfig ( sai\_config\_t \* config )

This API initializes the configuration structure for use in SAI\_RxConfig(). The initialized structure can remain unchanged in SAI\_RxConfig() or it can be modified before calling SAI\_RxConfig(). This is an example.

```
sai_config_t config;
SAI_RxGetDefaultConfig(&config);
```

#### **Parameters**

config	pointer to master configuration structure

## 4.0.26.5.5 void SAI\_Init ( I2S\_Type \* base )

This API gates the SAI clock. The SAI module can't operate unless SAI\_Init is called to enable the clock.

Parameters

base	SAI base pointer.
------	-------------------

## 4.0.26.5.6 void SAI\_Deinit ( I2S\_Type \* base )

This API gates the SAI clock. The SAI module can't operate unless SAI\_TxInit or SAI\_RxInit is called to enable the clock.

#### **Parameters**

base	SAI base pointer.
------	-------------------

## 4.0.26.5.7 void SAI\_TxReset ( I2S\_Type \* base )

This function enables the software reset and FIFO reset of SAI Tx. After reset, clear the reset bit.

#### **Parameters**

base	SAI base pointer
------	------------------

## 4.0.26.5.8 void SAI\_RxReset ( I2S\_Type \* base )

This function enables the software reset and FIFO reset of SAI Rx. After reset, clear the reset bit.

#### **Parameters**

base	SAI base pointer
------	------------------

## 4.0.26.5.9 void SAI\_TxEnable ( I2S\_Type \* base, bool enable )

#### **Parameters**

base	SAI base pointer.
enable	True means enable SAI Tx, false means disable.

## 4.0.26.5.10 void SAI\_RxEnable ( I2S\_Type \* base, bool enable )

## **MCUXpresso SDK API Reference Manual**

base	SAI base pointer.
enable	True means enable SAI Rx, false means disable.

## 4.0.26.5.11 static void SAI\_TxSetBitClockDirection ( I2S\_Type \* base, sai\_master\_slave\_t masterSlave ) [inline], [static]

Select bit clock direction, master or slave.

#### Parameters

base	SAI base pointer.
masterSlave	reference sai_master_slave_t.

## 4.0.26.5.12 static void SAI\_RxSetBitClockDirection ( I2S\_Type \* base, sai\_master\_slave\_t masterSlave ) [inline], [static]

Select bit clock direction, master or slave.

#### **Parameters**

base	SAI base pointer.
masterSlave	reference sai_master_slave_t.

## 4.0.26.5.13 static void SAI\_RxSetFrameSyncDirection ( I2S\_Type \* base, sai\_master\_slave\_t masterSlave ) [inline], [static]

Select frame sync direction, master or slave.

#### **Parameters**

base	SAI base pointer.
masterSlave	reference sai_master_slave_t.

## 4.0.26.5.14 static void SAI\_TxSetFrameSyncDirection ( I2S\_Type \* base, sai\_master\_slave\_t masterSlave ) [inline], [static]

Select frame sync direction, master or slave.

## **MCUXpresso SDK API Reference Manual**

base	SAI base pointer.
masterSlave	reference sai_master_slave_t.

## 4.0.26.5.15 void SAI\_TxSetBitClockRate ( I2S\_Type \* base, uint32\_t sourceClockHz, uint32\_t sampleRate, uint32\_t bitWidth, uint32\_t channelNumbers )

#### Parameters

base	SAI base pointer.
sourceClock- Hz,bit	clock source frequency.
sampleRate	audio data sample rate.
bitWidth,audio	data bitWidth.
channel- Numbers,audio	channel numbers.

## 4.0.26.5.16 void SAI\_RxSetBitClockRate ( I2S\_Type \* base, uint32\_t sampleRate, uint32\_t bitWidth, uint32\_t channelNumbers )

#### **Parameters**

base	SAI base pointer.
sourceClock- Hz,bit	clock source frequency.
sampleRate	audio data sample rate.
bitWidth,audio	data bitWidth.
channel- Numbers,audio	channel numbers.

## 4.0.26.5.17 void SAI\_TxSetBitclockConfig ( I2S\_Type \* base, sai\_master\_slave\_t masterSlave, sai\_bit\_clock\_t \* config )

base	SAI base pointer.
masterSlave	master or slave.
config	bit clock other configurations, can be NULL in slave mode.

## 4.0.26.5.18 void SAI\_RxSetBitclockConfig ( I2S\_Type \* base, sai\_master\_slave\_t masterSlave, sai\_bit\_clock\_t \* config )

#### Parameters

base	SAI base pointer.
masterSlave	master or slave.
config	bit clock other configurations, can be NULL in slave mode.

## 4.0.26.5.19 void SAI\_SetMasterClockConfig ( I2S\_Type \* base, sai\_master\_clock\_t \* config )

## Parameters

base	SAI base pointer.
config	master clock configurations.

## 4.0.26.5.20 void SAI\_TxSetFifoConfig ( I2S\_Type \* base, sai\_fifo\_t \* config )

## Parameters

base	SAI base pointer.
config	fifo configurations.

## 4.0.26.5.21 void SAI\_RxSetFifoConfig ( I2S\_Type \* base, sai\_fifo\_t \* config )

#### Parameters

## **MCUXpresso SDK API Reference Manual**

base	SAI base pointer.
config	fifo configurations.

## 4.0.26.5.22 void SAI\_TxSetFrameSyncConfig ( I2S\_Type \* base, sai\_master\_slave\_t masterSlave, sai\_frame\_sync\_t \* config )

#### Parameters

base	SAI base pointer.
masterSlave	master or slave.
config	frame sync configurations, can be NULL in slave mode.

## 4.0.26.5.23 void SAI\_RxSetFrameSyncConfig ( I2S\_Type \* base, sai\_master\_slave\_t masterSlave, sai\_frame\_sync\_t \* config )

#### **Parameters**

base	SAI base pointer.
masterSlave	master or slave.
config	frame sync configurations, can be NULL in slave mode.

## 4.0.26.5.24 void SAI\_TxSetSerialDataConfig ( I2S\_Type \* base, sai\_serial\_data\_t \* config )

#### Parameters

base	SAI base pointer.
config	serial data configurations.

## 4.0.26.5.25 void SAI\_RxSetSerialDataConfig ( I2S\_Type \* base, sai\_serial\_data\_t \* config )

#### Parameters

## **MCUXpresso SDK API Reference Manual**

base	SAI base pointer.
config	serial data configurations.

## 4.0.26.5.26 void SAI\_TxSetConfig ( I2S\_Type \* base, sai\_transceiver\_t \* config )

#### Parameters

base	SAI base pointer.
config	transmitter configurations.

## 4.0.26.5.27 void SAI\_RxSetConfig ( I2S\_Type \* base, sai\_transceiver\_t \* config )

#### Parameters

base	SAI base pointer.
config	receiver configurations.

## 4.0.26.5.28 void SAl\_GetClassicl2SConfig ( sai\_transceiver\_t \* config, sai\_word\_width\_t bitWidth, sai\_mono\_stereo\_t mode, uint32\_t saiChannelMask )

#### **Parameters**

config	transceiver configurations.
bitWidth	audio data bitWidth.
mode	audio data channel.
saiChannel- Mask	mask value of the channel to be enable.

## 4.0.26.5.29 void SAI\_GetLeftJustifiedConfig ( sai\_transceiver\_t \* config, sai\_word\_width\_t bitWidth, sai\_mono\_stereo\_t mode, uint32\_t saiChannelMask )

Parameters

## MCUXpresso SDK API Reference Manual

config	transceiver configurations.
bitWidth	audio data bitWidth.
mode	audio data channel.
saiChannel- Mask	mask value of the channel to be enable.

## 4.0.26.5.30 void SAI\_GetRightJustifiedConfig ( sai\_transceiver\_t \* config, sai\_word\_width\_t bitWidth, sai\_mono\_stereo\_t mode, uint32\_t saiChannelMask )

#### **Parameters**

config	transceiver configurations.
bitWidth	audio data bitWidth.
mode	audio data channel.
saiChannel- Mask	mask value of the channel to be enable.

# 4.0.26.5.31 void SAI\_GetTDMConfig ( sai\_transceiver\_t \* config, sai\_frame\_sync\_len\_t frameSyncWidth, sai\_word\_width\_t bitWidth, uint32\_t dataWordNum, uint32\_t saiChannelMask )

#### **Parameters**

config	transceiver configurations.
frameSync- Width	length of frame sync.
bitWidth	audio data word width.
dataWordNum	word number in one frame.
saiChannel- Mask	mask value of the channel to be enable.

# 4.0.26.5.32 void SAI\_GetDSPConfig ( sai\_transceiver\_t \* config, sai\_frame\_sync\_len\_t frameSyncWidth, sai\_word\_width\_t bitWidth, sai\_mono\_stereo\_t mode, uint32\_t saiChannelMask )

config	transceiver configurations.
frameSync- Width	length of frame sync.
bitWidth	audio data bitWidth.
mode	audio data channel.
saiChannel- Mask	mask value of the channel to enable.

## 4.0.26.5.33 static uint32\_t SAI\_TxGetStatusFlag ( I2S\_Type \* base ) [inline], [static]

#### Parameters

base	SAI base pointer
------	------------------

## Returns

SAI Tx status flag value. Use the Status Mask to get the status value needed.

## 4.0.26.5.34 static void SAI\_TxClearStatusFlags ( I2S\_Type \* base, uint32\_t mask ) [inline], [static]

#### Parameters

base	SAI base pointer
mask	State mask. It can be a combination of the following source if defined:  • kSAI_WordStartFlag  • kSAI_SyncErrorFlag  • kSAI_FIFOErrorFlag

## 4.0.26.5.35 static uint32\_t SAI\_RxGetStatusFlag ( I2S\_Type \* base ) [inline], [static]

base	SAI base pointer
------	------------------

#### Returns

SAI Rx status flag value. Use the Status Mask to get the status value needed.

## 4.0.26.5.36 static void SAI\_RxClearStatusFlags ( I2S\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	SAI base pointer
mask	State mask. It can be a combination of the following sources if defined.  • kSAI_WordStartFlag  • kSAI_SyncErrorFlag  • kSAI_FIFOErrorFlag

## 4.0.26.5.37 void SAI\_TxSoftwareReset ( I2S\_Type \* base, sai\_reset\_type\_t type )

FIFO reset means clear all the data in the FIFO, and make the FIFO pointer both to 0. Software reset means clear the Tx internal logic, including the bit clock, frame count etc. But software reset will not clear any configuration registers like TCR1~TCR5. This function will also clear all the error flags such as FIFO error, sync error etc.

#### **Parameters**

base	SAI base pointer
type	Reset type, FIFO reset or software reset

## 4.0.26.5.38 void SAI\_RxSoftwareReset ( I2S\_Type \* base, sai\_reset\_type\_t type )

FIFO reset means clear all the data in the FIFO, and make the FIFO pointer both to 0. Software reset means clear the Rx internal logic, including the bit clock, frame count etc. But software reset will not clear any configuration registers like RCR1~RCR5. This function will also clear all the error flags such as FIFO error, sync error etc.

base	SAI base pointer
type	Reset type, FIFO reset or software reset

## 4.0.26.5.39 void SAI\_TxSetChannelFIFOMask ( I2S\_Type \* base, uint8\_t mask )

## Parameters

base	SAI base pointer	
mask	Channel enable mask, 0 means all channel FIFO disabled, 1 means channel 0 enabled,	
	3 means both channel 0 and channel 1 enabled.	

## 4.0.26.5.40 void SAI\_RxSetChannelFIFOMask ( I2S\_Type \* base, uint8\_t mask )

## Parameters

base	SAI base pointer	
mask	Channel enable mask, 0 means all channel FIFO disabled, 1 means channel 0 enabled,	
3 means both channel 0 and channel 1 enabled.		

## 4.0.26.5.41 void SAI\_TxSetDataOrder ( I2S\_Type \* base, sai\_data\_order\_t order )

## Parameters

base	SAI base pointer
order	Data order MSB or LSB

## 4.0.26.5.42 void SAI\_RxSetDataOrder ( I2S\_Type \* base, sai\_data\_order\_t order )

## Parameters

base	SAI base pointer
------	------------------

MCUXpresso SDK API Reference Manual

order Data order MSB or LSB	
-----------------------------	--

## 4.0.26.5.43 void SAI\_TxSetBitClockPolarity ( I2S\_Type \* base, sai\_clock\_polarity\_t polarity )

## Parameters

base	SAI base pointer
order	Data order MSB or LSB

## 4.0.26.5.44 void SAI\_RxSetBitClockPolarity ( I2S\_Type \* base, sai\_clock\_polarity\_t polarity )

## Parameters

base	SAI base pointer
order	Data order MSB or LSB

## 4.0.26.5.45 void SAI\_TxSetFrameSyncPolarity ( I2S\_Type \* base, sai\_clock\_polarity\_t polarity )

#### Parameters

base	SAI base pointer
order	Data order MSB or LSB

## 4.0.26.5.46 void SAI\_RxSetFrameSyncPolarity ( I2S\_Type \* base, sai\_clock\_polarity\_t polarity )

#### Parameters

base	SAI base pointer
order	Data order MSB or LSB

## 4.0.26.5.47 void SAI\_TxSetFIFOPacking ( I2S\_Type \* base, sai\_fifo\_packing\_t pack )

## MCUXpresso SDK API Reference Manual

base	SAI base pointer.
pack	FIFO pack type. It is element of sai_fifo_packing_t.

## 4.0.26.5.48 void SAI\_RxSetFIFOPacking ( I2S\_Type \* base, sai\_fifo\_packing\_t pack )

#### **Parameters**

base	SAI base pointer.
pack	FIFO pack type. It is element of sai_fifo_packing_t.

## 4.0.26.5.49 static void SAI\_TxSetFIFOErrorContinue ( I2S\_Type \* base, bool isEnabled ) [inline], [static]

FIFO error continue mode means SAI will keep running while FIFO error occurred. If this feature not enabled, SAI will hang and users need to clear FEF flag in TCSR register.

#### **Parameters**

base	SAI base pointer.
isEnabled	Is FIFO error continue enabled, true means enable, false means disable.

## 4.0.26.5.50 static void SAI\_RxSetFIFOErrorContinue ( I2S\_Type \* base, bool isEnabled ) [inline], [static]

FIFO error continue mode means SAI will keep running while FIFO error occurred. If this feature not enabled, SAI will hang and users need to clear FEF flag in RCSR register.

#### **Parameters**

base	SAI base pointer.
isEnabled	Is FIFO error continue enabled, true means enable, false means disable.

## 4.0.26.5.51 static void SAI\_TxEnableInterrupts ( I2S\_Type \* base, uint32\_t mask ) [inline], [static]

281

base	SAI base pointer
mask	interrupt source The parameter can be a combination of the following sources if de-
	fined.
	kSAI_WordStartInterruptEnable
	kSAI_SyncErrorInterruptEnable
	kSAI_FIFOWarningInterruptEnable
	kSAI_FIFORequestInterruptEnable
	kSAI_FIFOErrorInterruptEnable

## 4.0.26.5.52 static void SAI\_RxEnableInterrupts ( I2S\_Type \* base, uint32\_t mask ) [inline], [static]

#### Parameters

base	SAI base pointer
mask	interrupt source The parameter can be a combination of the following sources if defined.  • kSAI_WordStartInterruptEnable  • kSAI_SyncErrorInterruptEnable  • kSAI_FIFOWarningInterruptEnable  • kSAI_FIFORequestInterruptEnable  • kSAI_FIFORerrorInterruptEnable

## 4.0.26.5.53 static void SAI\_TxDisableInterrupts ( I2S\_Type \* base, uint32\_t mask ) [inline], [static]

## Parameters

<ul> <li>interrupt source The parameter can be a combination of the following sources if defined.</li> <li>kSAI_WordStartInterruptEnable</li> <li>kSAI_SyncErrorInterruptEnable</li> <li>kSAI_FIFOWarningInterruptEnable</li> <li>kSAI_FIFORequestInterruptEnable</li> </ul>	base	SAI base pointer
kSAI_FIFOErrorInterruptEnable	mask	fined.  • kSAI_WordStartInterruptEnable  • kSAI_SyncErrorInterruptEnable  • kSAI_FIFOWarningInterruptEnable  • kSAI_FIFORequestInterruptEnable

4.0.26.5.54 static void SAI\_RxDisableInterrupts ( I2S\_Type \* base, uint32\_t mask ) [inline], [static]

MCUXpresso SDK API Reference Manual

base	SAI base pointer
mask	interrupt source The parameter can be a combination of the following sources if de-
	fined.
	kSAI_WordStartInterruptEnable
	kSAI_SyncErrorInterruptEnable
	kSAI_FIFOWarningInterruptEnable
	kSAI_FIFORequestInterruptEnable
	kSAI_FIFOErrorInterruptEnable

## 4.0.26.5.55 static void SAI\_TxEnableDMA ( I2S\_Type \* base, uint32\_t mask, bool enable ) [inline], [static]

## Parameters

base	SAI base pointer
mask	DMA source The parameter can be combination of the following sources if defined.  • kSAI_FIFOWarningDMAEnable  • kSAI_FIFORequestDMAEnable
enable	True means enable DMA, false means disable DMA.

## 4.0.26.5.56 static void SAI\_RxEnableDMA ( I2S\_Type \* base, uint32\_t mask, bool enable ) [inline], [static]

## Parameters

base	SAI base pointer
mask	DMA source The parameter can be a combination of the following sources if defined.  • kSAI_FIFOWarningDMAEnable  • kSAI_FIFORequestDMAEnable

284

enable	True means enable DMA, false means disable DMA.

# 4.0.26.5.57 static uint32\_t SAI\_TxGetDataRegisterAddress ( I2S\_Type \* base, uint32\_t channel ) [inline], [static]

This API is used to provide a transfer address for the SAI DMA transfer configuration.

#### **Parameters**

base	SAI base pointer.
channel	Which data channel used.

#### Returns

data register address.

# 4.0.26.5.58 static uint32\_t SAI\_RxGetDataRegisterAddress ( I2S\_Type \* base, uint32\_t channel ) [inline], [static]

This API is used to provide a transfer address for the SAI DMA transfer configuration.

#### Parameters

base	SAI base pointer.
channel	Which data channel used.

#### Returns

data register address.

# 4.0.26.5.59 void SAI\_TxSetFormat ( I2S\_Type \* base, sai\_transfer\_format\_t \* format, uint32\_t mclkSourceClockHz, uint32\_t bclkSourceClockHz )

The audio format can be changed at run-time. This function configures the sample rate and audio data format to be transferred.

base	SAI base pointer.
format	Pointer to the SAI audio data format structure.
mclkSource- ClockHz	SAI master clock source frequency in Hz.
bclkSource- ClockHz	SAI bit clock source frequency in Hz. If the bit clock source is a master clock, this value should equal the masterClockHz.

# 4.0.26.5.60 void SAI\_RxSetFormat ( I2S\_Type \* base, sai\_transfer\_format\_t \* format, uint32\_t mclkSourceClockHz, uint32\_t bclkSourceClockHz )

The audio format can be changed at run-time. This function configures the sample rate and audio data format to be transferred.

#### **Parameters**

base	SAI base pointer.
format	Pointer to the SAI audio data format structure.
mclkSource- ClockHz	1 7
bclkSource- ClockHz	1 7

# 4.0.26.5.61 void SAI\_WriteBlocking ( I2S\_Type \* base, uint32\_t channel, uint32\_t bitWidth, uint8\_t \* buffer, uint32\_t size )

Note

This function blocks by polling until data is ready to be sent.

#### **Parameters**

base	SAI base pointer.
channel	Data channel used.
bitWidth	How many bits in an audio word; usually 8/16/24/32 bits.
buffer	Pointer to the data to be written.
size	Bytes to be written.

MCUXpresso SDK API Reference Manual

# 4.0.26.5.62 void SAI\_WriteMultiChannelBlocking ( I2S\_Type \* base, uint32\_t channel, uint32\_t channelMask, uint32\_t bitWidth, uint8\_t \* buffer, uint32\_t size )

Note

This function blocks by polling until data is ready to be sent.

#### **Parameters**

base	SAI base pointer.
channel	Data channel used.
channelMask	channel mask.
bitWidth	How many bits in an audio word; usually 8/16/24/32 bits.
buffer	Pointer to the data to be written.
size	Bytes to be written.

# 4.0.26.5.63 static void SAI\_WriteData ( I2S\_Type \* base, uint32\_t channel, uint32\_t data ) [inline], [static]

#### **Parameters**

base	SAI base pointer.
channel	Data channel used.
data	Data needs to be written.

# 4.0.26.5.64 void SAI\_ReadBlocking ( I2S\_Type \* base, uint32\_t channel, uint32\_t bitWidth, uint8\_t \* buffer, uint32\_t size )

Note

This function blocks by polling until data is ready to be sent.

#### **Parameters**

base	SAI base pointer.
channel	Data channel used.
bitWidth	How many bits in an audio word; usually 8/16/24/32 bits.
buffer	Pointer to the data to be read.
size	Bytes to be read.

MCUXpresso SDK API Reference Manual

# 4.0.26.5.65 void SAI\_ReadMultiChannelBlocking ( I2S\_Type \* base, uint32\_t channel, uint32\_t channelMask, uint32\_t bitWidth, uint8\_t \* buffer, uint32\_t size )

Note

This function blocks by polling until data is ready to be sent.

#### **Parameters**

base	SAI base pointer.
channel	Data channel used.
channelMask	channel mask.
bitWidth	How many bits in an audio word; usually 8/16/24/32 bits.
buffer	Pointer to the data to be read.
size	Bytes to be read.

# 4.0.26.5.66 static uint32\_t SAI\_ReadData ( I2S\_Type \* base, uint32\_t channel ) [inline], [static]

#### **Parameters**

base	SAI base pointer.
channel	Data channel used.

#### Returns

Data in SAI FIFO.

# 4.0.26.5.67 void SAI\_TransferTxCreateHandle ( I2S\_Type \* base, sai\_handle\_t \* handle, sai\_transfer\_callback\_t callback, void \* userData )

This function initializes the Tx handle for the SAI Tx transactional APIs. Call this function once to get the handle initialized.

### Parameters

base	SAI base pointer
handle	SAI handle pointer.
callback	Pointer to the user callback function.
userData	User parameter passed to the callback function

MCUXpresso SDK API Reference Manual

# 4.0.26.5.68 void SAI\_TransferRxCreateHandle ( I2S\_Type \* base, sai\_handle\_t \* handle, sai\_transfer\_callback\_t callback, void \* userData )

This function initializes the Rx handle for the SAI Rx transactional APIs. Call this function once to get the handle initialized.

MCUXpresso SDK API Reference Manual

base	SAI base pointer.
handle	SAI handle pointer.
callback	Pointer to the user callback function.
userData	User parameter passed to the callback function.

# 4.0.26.5.69 void SAI\_TransferTxSetConfig ( I2S\_Type \* base, sai\_handle\_t \* handle, sai\_transceiver\_t \* config )

This function initializes the Tx, include bit clock, frame sync, master clock, serial data and fifo configurations.

#### **Parameters**

base	SAI base pointer.	
handle	SAI handle pointer.	
config	tranmitter configurations.	

# 4.0.26.5.70 void SAI\_TransferRxSetConfig ( I2S\_Type \* base, sai\_handle\_t \* handle, sai\_transceiver\_t \* config )

This function initializes the Rx, include bit clock, frame sync, master clock, serial data and fifo configurations.

#### **Parameters**

base	SAI base pointer.
handle	SAI handle pointer.
config	receiver configurations.

# 4.0.26.5.71 status\_t SAI\_TransferTxSetFormat ( I2S\_Type \* base, sai\_handle\_t \* handle, sai\_transfer\_format\_t \* format, uint32\_t mclkSourceClockHz, uint32\_t bclkSourceClockHz )

The audio format can be changed at run-time. This function configures the sample rate and audio data format to be transferred.

MCUXpresso SDK API Reference Manual

base	SAI base pointer.
handle	SAI handle pointer.
format	Pointer to the SAI audio data format structure.
mclkSource- ClockHz	SAI master clock source frequency in Hz.
bclkSource- ClockHz	SAI bit clock source frequency in Hz. If a bit clock source is a master clock, this value should equal the masterClockHz in format.

#### Returns

Status of this function. Return value is the status\_t.

# 4.0.26.5.72 status\_t SAI\_TransferRxSetFormat ( I2S\_Type \* base, sai\_handle\_t \* handle, sai\_transfer\_format\_t \* format, uint32\_t mclkSourceClockHz, uint32\_t bclkSourceClockHz )

The audio format can be changed at run-time. This function configures the sample rate and audio data format to be transferred.

#### Parameters

base	SAI base pointer.
handle	SAI handle pointer.
format	Pointer to the SAI audio data format structure.
mclkSource- ClockHz	SAI master clock source frequency in Hz.
bclkSource- ClockHz	SAI bit clock source frequency in Hz. If a bit clock source is a master clock, this value should equal the masterClockHz in format.

#### Returns

Status of this function. Return value is one of status\_t.

# 4.0.26.5.73 status\_t SAI\_TransferSendNonBlocking ( I2S\_Type \* base, sai\_handle\_t \* handle, sai\_transfer\_t \* xfer )

### Note

This API returns immediately after the transfer initiates. Call the SAI\_TxGetTransferStatusIRQ to poll the transfer status and check whether the transfer is finished. If the return status is not kStatus\_SAI\_Busy, the transfer is finished.

base	SAI base pointer.
handle	Pointer to the sai_handle_t structure which stores the transfer state.
xfer	Pointer to the sai_transfer_t structure.

#### Return values

kStatus_Success	Successfully started the data receive.
kStatus_SAI_TxBusy	Previous receive still not finished.
kStatus_InvalidArgument	The input parameter is invalid.

# 4.0.26.5.74 status\_t SAI\_TransferReceiveNonBlocking ( I2S\_Type \* base, sai\_handle\_t \* handle, sai\_transfer\_t \* xfer )

#### Note

This API returns immediately after the transfer initiates. Call the SAI\_RxGetTransferStatusIRQ to poll the transfer status and check whether the transfer is finished. If the return status is not kStatus\_SAI\_Busy, the transfer is finished.

#### Parameters

base	SAI base pointer
handle	Pointer to the sai_handle_t structure which stores the transfer state.
xfer	Pointer to the sai_transfer_t structure.

#### Return values

kStatus_Success	Successfully started the data receive.
kStatus_SAI_RxBusy	Previous receive still not finished.
kStatus_InvalidArgument	The input parameter is invalid.

# 4.0.26.5.75 status\_t SAI\_TransferGetSendCount ( I2S\_Type \* base, sai\_handle\_t \* handle, size\_t \* count )

NXP Semiconductors

293

base	SAI base pointer.
handle	Pointer to the sai_handle_t structure which stores the transfer state.
count	Bytes count sent.

#### Return values

kStatus_Success	Succeed get the transfer count.
kStatus_NoTransferIn- Progress	There is not a non-blocking transaction currently in progress.

# 4.0.26.5.76 status\_t SAI\_TransferGetReceiveCount ( I2S\_Type \* base, sai\_handle\_t \* handle, size\_t \* count )

#### Parameters

base	SAI base pointer.
handle	Pointer to the sai_handle_t structure which stores the transfer state.
count	Bytes count received.

#### Return values

kStatus_Success	Succeed get the transfer count.
kStatus_NoTransferIn- Progress	There is not a non-blocking transaction currently in progress.

### 4.0.26.5.77 void SAI\_TransferAbortSend ( I2S\_Type \* base, sai\_handle\_t \* handle )

#### Note

This API can be called any time when an interrupt non-blocking transfer initiates to abort the transfer early.

#### Parameters

MCUXpresso SDK API Reference Manual

base	SAI base pointer.
handle	Pointer to the sai_handle_t structure which stores the transfer state.

### 4.0.26.5.78 void SAI\_TransferAbortReceive ( I2S\_Type \* base, sai\_handle\_t \* handle )

#### Note

This API can be called when an interrupt non-blocking transfer initiates to abort the transfer early.

#### **Parameters**

base	SAI base pointer
handle	Pointer to the sai_handle_t structure which stores the transfer state.

### 4.0.26.5.79 void SAI\_TransferTerminateSend ( I2S\_Type \* base, sai\_handle\_t \* handle )

This function will clear all transfer slots buffered in the sai queue. If users only want to abort the current transfer slot, please call SAI\_TransferAbortSend.

#### **Parameters**

base	SAI base pointer.
handle	SAI eDMA handle pointer.

#### 4.0.26.5.80 void SAI\_TransferTerminateReceive ( I2S\_Type \* base, sai\_handle\_t \* handle )

This function will clear all transfer slots buffered in the sai queue. If users only want to abort the current transfer slot, please call SAI\_TransferAbortReceive.

#### Parameters

base	SAI base pointer.
handle	SAI eDMA handle pointer.

#### 4.0.26.5.81 void SAI\_TransferTxHandleIRQ ( I2S\_Type \* base, sai\_handle\_t \* handle )

## MCUXpresso SDK API Reference Manual

base	SAI base pointer.
handle	Pointer to the sai_handle_t structure.

## 4.0.26.5.82 void SAI\_TransferRxHandleIRQ ( I2S\_Type \* base, sai\_handle\_t \* handle )

### Parameters

base	SAI base pointer.
handle	Pointer to the sai_handle_t structure.

MCUXpresso SDK API Reference Manual

## 4.0.27 SAI DMA Driver

## 4.0.28 SAI EDMA Driver

#### 4.0.29 SAI SDMA Driver

#### 4.0.29.1 Overview

#### **Data Structures**

• struct sai\_sdma\_handle\_t

SAI DMA transfer handle, users should not touch the content of the handle. More...

### **Typedefs**

• typedef void(\* sai\_sdma\_callback\_t )(I2S\_Type \*base, sai\_sdma\_handle\_t \*handle, status\_t status, void \*userData)

SAI SDMA transfer callback function for finish and error.

#### **Driver version**

• #define FSL\_SAI\_SDMA\_DRIVER\_VERSION (MAKE\_VERSION(2, 2, 0)) *Version 2.2.0.* 

#### **SDMA Transactional**

- void SAI\_TransferRxCreateHandleSDMA (I2S\_Type \*base, sai\_sdma\_handle\_t \*handle, sai\_sdma\_callback\_t callback, void \*userData, sdma\_handle\_t \*dmaHandle, uint32\_t eventSource)
   Initializes the SAI Rx SDMA handle.
- void SAI\_TransferTxSetFormatSDMA (I2S\_Type \*base, sai\_sdma\_handle\_t \*handle, sai\_transfer\_format\_t \*format, uint32\_t mclkSourceClockHz, uint32\_t bclkSourceClockHz)
   Configures the SAI Tx audio format.
- void SAI\_TransferRxSetFormatSDMA (I2S\_Type \*base, sai\_sdma\_handle\_t \*handle, sai\_transfer\_format\_t \*format, uint32\_t mclkSourceClockHz, uint32\_t bclkSourceClockHz)
   Configures the SAI Rx audio format.
- status\_t SAI\_TransferSendSDMA (I2S\_Type \*base, sai\_sdma\_handle\_t \*handle, sai\_transfer\_t \*xfer)

Performs a non-blocking SAI transfer using DMA.

• status\_t SAI\_TransferReceiveSDMA (I2S\_Type \*base, sai\_sdma\_handle\_t \*handle, sai\_transfer\_t \*xfer)

Performs a non-blocking SAI receive using SDMA.

- void <u>SAI\_TransferAbortSendSDMA</u> (I2S\_Type \*base, sai\_sdma\_handle\_t \*handle) *Aborts a SAI transfer using SDMA*.
- void SAI\_TransferAbortReceiveSDMA (I2S\_Type \*base, sai\_sdma\_handle\_t \*handle) Aborts a SAI receive using SDMA.
- void SAI\_TransferRxSetConfigSDMA (I2S\_Type \*base, sai\_sdma\_handle\_t \*handle, sai\_transceiver\_t \*saiConfig)

brief Configures the SAI RX.

#### MCUXpresso SDK API Reference Manual

void SAI\_TransferTxSetConfigSDMA (I2S\_Type \*base, sai\_sdma\_handle\_t \*handle, sai\_transceiver\_t \*saiConfig)

brief Configures the SAI Tx.

#### 4.0.29.2 Data Structure Documentation

#### 4.0.29.2.1 struct sai sdma handle

#### **Data Fields**

• sdma\_handle\_t \* dmaHandle

DMA handler for SAI send.

• uint8\_t bytesPerFrame

Bytes in a frame.

• uint8\_t channel

start data channel

• uint8 t channelNums

total transfer channel numbers, used for multififo

• uint8\_t channelMask

enabled channel mask value, refernece \_sai\_channel\_mask

• uint8\_t fifoOffset

fifo address offset between multifo

• uint8\_t count

The transfer data count in a DMA request.

• uint32 t state

Internal state for SAI SDMA transfer.

• uint32\_t eventSource

SAI event source number.

• sai sdma callback t callback

Callback for users while transfer finish or error occurs.

void \* userData

User callback parameter.

sdma\_buffer\_descriptor\_t bdPool [SAI\_XFER\_QUEUE\_SIZE]

BD pool for SDMA transfer.

• sai\_transfer\_t saiQueue [SAI\_XFER\_QUEUE\_SIZE]

Transfer queue storing queued transfer.

• size\_t transferSize [SAI\_XFER\_QUEUE\_SIZE]

Data bytes need to transfer.

• volatile uint8\_t queueUser

*Index for user to queue transfer.* 

• volatile uint8\_t queueDriver

Index for driver to get the transfer data and size.

- 4.0.29.2.1.1 Field Documentation
- 4.0.29.2.1.1.1 sdma\_buffer\_descriptor\_t sai\_sdma\_handle\_t::bdPool[SAI\_XFER\_QUEUE\_SIZE]
- 4.0.29.2.1.1.2 sai\_transfer\_t sai\_sdma\_handle\_t::saiQueue[SAI\_XFER\_QUEUE\_SIZE]
- 4.0.29.2.1.1.3 volatile uint8\_t sai\_sdma\_handle\_t::queueUser
- 4.0.29.3 Function Documentation
- 4.0.29.3.1 void SAI\_TransferTxCreateHandleSDMA ( I2S\_Type \* base, sai\_sdma\_handle\_t \* handle, sai\_sdma\_callback\_t callback, void \* userData, sdma\_handle\_t \* dmaHandle, uint32 t eventSource )

This function initializes the SAI master DMA handle, which can be used for other SAI master transactional APIs. Usually, for a specified SAI instance, call this API once to get the initialized handle.

MCUXpresso SDK API Reference Manual

base	SAI base pointer.	
handle	SAI SDMA handle pointer.	
base	SAI peripheral base address.	
callback	callback Pointer to user callback function.	
userData	User parameter passed to the callback function.	
dmaHandle	SDMA handle pointer, this handle shall be static allocated by users.	

# 4.0.29.3.2 void SAI\_TransferRxCreateHandleSDMA ( I2S\_Type \* base, sai\_sdma\_handle\_t \* handle, sai\_sdma\_callback\_t callback, void \* userData, sdma\_handle\_t \* dmaHandle, uint32\_t eventSource )

This function initializes the SAI slave DMA handle, which can be used for other SAI master transactional APIs. Usually, for a specified SAI instance, call this API once to get the initialized handle.

#### **Parameters**

base	SAI base pointer.	
handle	SAI SDMA handle pointer.	
base	SAI peripheral base address.	
callback	ack Pointer to user callback function.	
userData	User parameter passed to the callback function.	
dmaHandle	SDMA handle pointer, this handle shall be static allocated by users.	

# 4.0.29.3.3 void SAI\_TransferTxSetFormatSDMA ( I2S\_Type \* base, sai\_sdma\_handle\_t \* handle, sai\_transfer\_format\_t \* format, uint32\_t mclkSourceClockHz, uint32\_t bclkSourceClockHz )

The audio format can be changed at run-time. This function configures the sample rate and audio data format to be transferred. This function also sets the SDMA parameter according to formatting requirements.

#### **Parameters**

hasa	CAI has a point or
vase	SAI base pointer.
	1

MCUXpresso SDK API Reference Manual

handle	SAI SDMA handle pointer.
format	Pointer to SAI audio data format structure.
mclkSource- ClockHz	SAI master clock source frequency in Hz.
bclkSource- ClockHz	1 3

#### Return values

kStatus_Success	Audio format set successfully.
kStatus_InvalidArgument	The input argument is invalid.

# 4.0.29.3.4 void SAI\_TransferRxSetFormatSDMA ( I2S\_Type \* base, sai\_sdma\_handle\_t \* handle, sai\_transfer\_format\_t \* format, uint32\_t mclkSourceClockHz, uint32\_t bclkSourceClockHz )

The audio format can be changed at run-time. This function configures the sample rate and audio data format to be transferred. This function also sets the SDMA parameter according to formatting requirements.

#### Parameters

base	SAI base pointer.
handle	SAI SDMA handle pointer.
format	Pointer to SAI audio data format structure.
mclkSource- ClockHz	SAI master clock source frequency in Hz.
bclkSource- ClockHz	SAI bit clock source frequency in Hz. If a bit clock source is the master clock, this value should equal to masterClockHz in format.

#### Return values

kStatus_Success	Audio format set successfully.
kStatus_InvalidArgument	The input argument is invalid.

# 4.0.29.3.5 status\_t SAI\_TransferSendSDMA ( I2S\_Type \* base, sai\_sdma\_handle\_t \* handle, sai\_transfer\_t \* xfer )

303

### Note

This interface returns immediately after the transfer initiates. Call SAI\_GetTransferStatus to poll the transfer status and check whether the SAI transfer is finished.

#### **Parameters**

base	SAI base pointer.
handle	SAI SDMA handle pointer.
xfer	Pointer to the DMA transfer structure.

#### Return values

kStatus_Success	Start a SAI SDMA send successfully.
kStatus_InvalidArgument	The input argument is invalid.
kStatus_TxBusy	SAI is busy sending data.

# 4.0.29.3.6 status\_t SAI\_TransferReceiveSDMA ( I2S\_Type \* base, sai\_sdma\_handle\_t \* handle, sai\_transfer\_t \* xfer )

#### Note

This interface returns immediately after the transfer initiates. Call the SAI\_GetReceiveRemaining-Bytes to poll the transfer status and check whether the SAI transfer is finished.

#### Parameters

base	SAI base pointer
handle	SAI SDMA handle pointer.
xfer	Pointer to DMA transfer structure.

#### Return values

kStatus_Success	Start a SAI SDMA receive successfully.
kStatus_InvalidArgument	The input argument is invalid.
kStatus_RxBusy	SAI is busy receiving data.

### 4.0.29.3.7 void SAI\_TransferAbortSendSDMA ( I2S\_Type \* base, sai\_sdma\_handle\_t \* handle )

## MCUXpresso SDK API Reference Manual

base	SAI base pointer.
handle	SAI SDMA handle pointer.

# 4.0.29.3.8 void SAI\_TransferAbortReceiveSDMA ( I2S\_Type \* base, sai\_sdma\_handle\_t \* handle )

#### **Parameters**

base	SAI base pointer
handle	SAI SDMA handle pointer.

# 4.0.29.3.9 void SAI\_TransferRxSetConfigSDMA ( I2S\_Type \* base, sai\_sdma\_handle\_t \* handle, sai\_transceiver\_t \* saiConfig )

param base SAI base pointer. param handle SAI SDMA handle pointer. param saiConig sai configurations.

# 4.0.29.3.10 void SAI\_TransferTxSetConfigSDMA ( I2S\_Type \* base, sai\_sdma\_handle\_t \* handle, sai\_transceiver\_t \* saiConfig )

param base SAI base pointer. param handle SAI SDMA handle pointer. param saiConig sai configurations.

### 4.0.30 SDMA: Smart Direct Memory Access (SDMA) Controller Driver

#### 4.0.30.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Smart Direct Memory Access (SDMA) of devices.

#### 4.0.30.2 Typical use case

#### 4.0.30.2.1 SDMA Operation

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/sdma

#### **Data Structures**

```
    struct sdma_config_t

     SDMA global configuration structure. More...
• struct sdma_multi_fifo_config_t
     SDMA multi fifo configurations. More...
• struct sdma_sw_done_config_t
     SDMA sw done configurations. More...
• struct sdma_p2p_config_t
     SDMA peripheral to peripheral R7 config. More...
• struct sdma transfer config t
     SDMA transfer configuration. More...

    struct sdma_buffer_descriptor_t

     SDMA buffer descriptor structure. More...
• struct sdma_channel_control_t
     SDMA channel control descriptor structure. More...
• struct sdma_context_data_t
     SDMA context structure for each channel. More...

    struct sdma handle t

     SDMA transfer handle structure. More...
```

### **Typedefs**

• typedef void(\* sdma\_callback )(struct \_sdma\_handle \*handle, void \*userData, bool transferDone, uint32\_t bdIndex)

Define callback function for SDMA.

#### **Enumerations**

```
    enum sdma_transfer_size_t {
    kSDMA_TransferSize1Bytes = 0x1U,
    kSDMA_TransferSize2Bytes = 0x2U,
    kSDMA TransferSize3Bytes = 0x3U,
```

```
kSDMA TransferSize4Bytes = 0x0U }
    SDMA transfer configuration.
enum sdma_bd_status_t {
 kSDMA BDStatusDone = 0x1U,
 kSDMA_BDStatusWrap = 0x2U,
 kSDMA BDStatusContinuous = 0x4U,
 kSDMA_BDStatusInterrupt = 0x8U,
 kSDMA_BDStatusError = 0x10U,
 kSDMA BDStatusLast,
 kSDMA BDStatusExtend = 0x80U }
    SDMA buffer descriptor status.
enum sdma_bd_command_t {
 kSDMA BDCommandSETDM = 0x1U,
 kSDMA BDCommandGETDM = 0x2U,
 kSDMA BDCommandSETPM = 0x4U,
 kSDMA BDCommandGETPM = 0x6U,
 kSDMA\_BDCommandSETCTX = 0x7U,
 kSDMA BDCommandGETCTX = 0x3U }
    SDMA buffer descriptor command.
enum sdma_context_switch_mode_t {
 kSDMA ContextSwitchModeStatic = 0x0U,
 kSDMA ContextSwitchModeDynamicLowPower,
 kSDMA_ContextSwitchModeDynamicWithNoLoop,
 kSDMA_ContextSwitchModeDynamic }
    SDMA context switch mode.
enum sdma_clock_ratio_t {
 kSDMA_HalfARMClockFreq = 0x0U,
 kSDMA ARMClockFreq }
    SDMA core clock frequency ratio to the ARM DMA interface.
enum sdma_transfer_type_t {
 kSDMA MemoryToMemory = 0x0U,
 kSDMA PeripheralToMemory,
 kSDMA_MemoryToPeripheral,
 kSDMA_PeripheralToPeripheral }
    SDMA transfer type.
enum sdma_peripheral_t {
```

MCUXpresso SDK API Reference Manual **NXP Semiconductors** 307

```
kSDMA PeripheralTypeMemory = 0x0,
 kSDMA_PeripheralTypeUART,
 kSDMA_PeripheralTypeUART_SP,
 kSDMA_PeripheralTypeSPDIF,
 kSDMA_PeripheralNormal,
 kSDMA_PeripheralNormal_SP,
 kSDMA_PeripheralMultiFifoPDM,
 kSDMA_PeripheralMultiFifoSaiRX,
 kSDMA PeripheralMultiFifoSaiTX,
 kSDMA_PeripheralASRCM2P,
 kSDMA_PeripheralASRCP2M,
 kSDMA_PeripheralASRCP2P }
    Peripheral type use SDMA.
• enum {
 kStatus_SDMA_ERROR = MAKE_STATUS(kStatusGroup_SDMA, 0),
 kStatus_SDMA_Busy = MAKE_STATUS(kStatusGroup_SDMA, 1) }
    _sdma_transfer_status SDMA transfer status
• enum {
 kSDMA_MultiFifoWatermarkLevelMask = 0xFFFU,
 kSDMA_MultiFifoNumsMask = 0xFU,
 kSDMA MultiFifoOffsetMask = 0xFU,
 kSDMA MultiFifoSwDoneMask = 0x1U,
 kSDMA_MultiFifoSwDoneSelectorMask = 0xFU }
    _sdma_multi_fifo_mask SDMA multi fifo mask

    enum {

 kSDMA_MultiFifoWatermarkLevelShift = 0U,
 kSDMA MultiFifoNumsShift = 12U,
 kSDMA_MultiFifoOffsetShift = 16U,
 kSDMA_MultiFifoSwDoneShift = 23U,
 kSDMA_MultiFifoSwDoneSelectorShift = 24U }
    _sdma_multi_fifo_shift SDMA multi fifo shift
• enum {
 kSDMA_DoneChannel0 = 0U,
 kSDMA DoneChannel1 = 1U,
 kSDMA_DoneChannel2 = 2U,
 kSDMA_DoneChannel3 = 3U,
 kSDMA_DoneChannel4 = 4U,
 kSDMA DoneChannel5 = 5U,
 kSDMA_DoneChannel6 = 6U.
 kSDMA_DoneChannel7 = 7U }
    _sdma_done_channel SDMA done channel
enum sdma_done_src_t {
```

```
kSDMA DoneSrcSW = 0U,
kSDMA_DoneSrcHwEvent0U = 1U,
kSDMA DoneSrcHwEvent1U = 2U,
kSDMA_DoneSrcHwEvent2U = 3U,
kSDMA DoneSrcHwEvent3U = 4U,
kSDMA DoneSrcHwEvent4U = 5U,
kSDMA_DoneSrcHwEvent5U = 6U,
kSDMA_DoneSrCHwEvent6U = 7U,
kSDMA DoneSrcHwEvent7U = 8U,
kSDMA_DoneSrcHwEvent8U = 9U,
kSDMA_DoneSrcHwEvent9U = 10U,
kSDMA DoneSrcHwEvent10U = 11U,
kSDMA_DoneSrcHwEvent11U = 12U,
kSDMA DoneSrcHwEvent12U = 13U,
kSDMA_DoneSrcHwEvent13U = 14U,
kSDMA DoneSrcHwEvent14U = 15U,
kSDMA DoneSrcHwEvent15U = 16U,
kSDMA_DoneSrcHwEvent16U = 17U,
kSDMA_DoneSrcHwEvent17U = 18U,
kSDMA DoneSrcHwEvent18U = 19U,
kSDMA_DoneSrcHwEvent19U = 20U,
kSDMA DoneSrcHwEvent20U = 21U,
kSDMA_DoneSrcHwEvent21U = 22U,
kSDMA DoneSrcHwEvent22U = 23U,
kSDMA DoneSrcHwEvent23U = 24U,
kSDMA_DoneSrcHwEvent24U = 25U,
kSDMA_DoneSrcHwEvent25U = 26U,
kSDMA DoneSrcHwEvent26U = 27U,
kSDMA DoneSrcHwEvent27U = 28U,
kSDMA DoneSrcHwEvent28U = 29U,
kSDMA_DoneSrcHwEvent29U = 30U,
kSDMA DoneSrcHwEvent30U = 31U,
kSDMA DoneSrcHwEvent31U = 32U }
  SDMA done source.
```

#### **Driver version**

• #define FSL\_SDMA\_DRIVER\_VERSION (MAKE\_VERSION(2, 3, 0)) SDMA driver version.

### SDMA initialization and de-initialization

- void SDMA\_Init (SDMAARM\_Type \*base, const sdma\_config\_t \*config)

  Initializes the SDMA peripheral.
- void SDMA\_Deinit (SDMAARM\_Type \*base)

#### MCUXpresso SDK API Reference Manual

Deinitializes the SDMA peripheral.

• void SDMA\_GetDefaultConfig (sdma\_config\_t \*config)

Gets the SDMA default configuration structure.

• void SDMA\_ResetModule (SDMAARM\_Type \*base)

Sets all SDMA core register to reset status.

### **SDMA Channel Operation**

- static void SDMA\_EnableChannelErrorInterrupts (SDMAARM\_Type \*base, uint32\_t channel) Enables the interrupt source for the SDMA error.
- static void SDMA\_DisableChannelErrorInterrupts (SDMAARM\_Type \*base, uint32\_t channel)

  Disables the interrupt source for the SDMA error.

### **SDMA Buffer Descriptor Operation**

• void SDMA\_ConfigBufferDescriptor (sdma\_buffer\_descriptor\_t \*bd, uint32\_t srcAddr, uint32\_t destAddr, sdma\_transfer\_size\_t busWidth, size\_t bufferSize, bool isLast, bool enableInterrupt, bool isWrap, sdma\_transfer\_type\_t type)

Sets buffer descriptor contents.

### **SDMA Channel Transfer Operation**

• static void SDMA\_SetChannelPriority (SDMAARM\_Type \*base, uint32\_t channel, uint8\_t priority)

Set SDMA channel priority.

static void SDMA\_SetSourceChannel (SDMAARM\_Type \*base, uint32\_t source, uint32\_t channel-Mask)

Set SDMA request source mapping channel.

- static void SDMA\_StartChannelSoftware (SDMAARM\_Type \*base, uint32\_t channel) Start a SDMA channel by software trigger.
- static void SDMA\_StartChannelEvents (SDMAARM\_Type \*base, uint32\_t channel) Start a SDMA channel by hardware events.
- static void SDMA\_StopChannel (SDMAARM\_Type \*base, uint32\_t channel) Stop a SDMA channel.
- void SDMA\_SetContextSwitchMode (SDMAARM\_Type \*base, sdma\_context\_switch\_mode\_t mode)

Set the SDMA context switch mode.

### **SDMA Channel Status Operation**

- static uint32\_t SDMA\_GetChannelInterruptStatus (SDMAARM\_Type \*base) Gets the SDMA interrupt status of all channels.
- static void SDMA\_ClearChannelInterruptStatus (SDMAARM\_Type \*base, uint32\_t mask) Clear the SDMA channel interrupt status of specific channels.
- static uint32\_t SDMA\_GetChannelStopStatus (ŠDMAARM\_Type \*base)
  - Gets the SDMA stop status of all channels.
- static void SDMA\_ClearChannelStopStatus (SDMAARM\_Type \*base, uint32\_t mask)

Clear the SDMA channel stop status of specific channels.

• static uint32\_t SDMA\_GetChannelPendStatus (SDMAARM\_Type \*base)

Gets the SDMA channel pending status of all channels.

• static void SDMA\_ClearChannelPendStatus (SDMAARM\_Type \*base, uint32\_t mask)

Clear the SDMA channel pending status of specific channels.

• static uint32\_t SDMA\_GetErrorStatus (SDMAARM\_Type \*base)

Gets the SDMA channel error status.

• bool SDMA\_GetRequestSourceStatus (SDMAARM\_Type \*base, uint32\_t source)

Gets the SDMA request source pending status.

### **SDMA Transactional Operation**

• void SDMA\_CreateHandle (sdma\_handle\_t \*handle, SDMAARM\_Type \*base, uint32\_t channel, sdma\_context\_data\_t \*context)

Creates the SDMA handle.

• void SDMA\_InstallBDMemory (sdma\_handle\_t \*handle, sdma\_buffer\_descriptor\_t \*BDPool, uint32\_t BDCount)

*Installs the BDs memory pool into the SDMA handle.* 

- void SDMA\_SetCallback (sdma\_handle\_t \*handle, sdma\_callback callback, void \*userData)

  Installs a callback function for the SDMA transfer.
- void SDMA\_SetMultiFifoConfig (sdma\_transfer\_config\_t \*config, uint32\_t fifoNums, uint32\_t fifoOffset)

multi fifo configurations.

• void SDMA\_EnableSwDone (SDMAARM\_Type \*base, sdma\_transfer\_config\_t \*config, uint8\_t sel, sdma\_peripheral\_t type)

enable sdma sw done feature.

- void SDMA\_SetDoneConfig (SDMAARM\_Type \*base, sdma\_transfer\_config\_t \*config, sdma\_peripheral\_t type, sdma\_done\_src\_t doneSrc)
- sdma channel done configurations.
   void SDMA\_LoadScript (SDMAARM\_Type \*base, uint32\_t destAddr, void \*srcAddr, size\_t bufferSizeBytes)

load script to sdma program memory.

• void SDMA\_DumpScript (SDMAARM\_Type \*base, uint32\_t srcAddr, void \*destAddr, size\_t bufferSizeBytes)

dump script from sdma program memory.

• void SDMA\_PrepareTransfer (sdma\_transfer\_config\_t \*config, uint32\_t srcAddr, uint32\_t dest-Addr, uint32\_t srcWidth, uint32\_t destWidth, uint32\_t bytesEachRequest, uint32\_t transferSize, uint32\_t eventSource, sdma\_peripheral\_t peripheral, sdma\_transfer\_type\_t type)

Prepares the SDMA transfer structure.

• void SDMA\_PrepareP2PTransfer (sdma\_transfer\_config\_t \*config, uint32\_t srcAddr, uint32\_t dest-Addr, uint32\_t srcWidth, uint32\_t destWidth, uint32\_t bytesEachRequest, uint32\_t transferSize, uint32\_t eventSource, uint32\_t eventSource1, sdma\_peripheral\_t peripheral, sdma\_p2p\_config\_t \*p2p)

Prepares the SDMA P2P transfer structure.

- void SDMA\_SubmitTransfer (sdma\_handle\_t \*handle, const sdma\_transfer\_config\_t \*config)

  Submits the SDMA transfer request.
- void SDMA\_StartTransfer (sdma\_handle\_t \*handle)

SDMA starts transfer.

void SDMA\_StopTransfer (sdma\_handle\_t \*handle)

MCUXpresso SDK API Reference Manual

SDMA stops transfer.

void SDMA\_AbortTransfer (sdma\_handle\_t \*handle)

SDMA aborts transfer.

• uint32\_t SDMA\_GetTransferredBytes (sdma\_handle\_t \*handle)

Get transferred bytes while not using BD pools.

• bool SDMA IsPeripheralInSPBA (uint32 t addr)

Judge if address located in SPBA.

• void SDMA\_HandleIRQ (sdma\_handle\_t \*handle)

SDMA IRQ handler for complete a buffer descriptor transfer.

#### 4.0.30.3 Data Structure Documentation

#### 4.0.30.3.1 struct sdma\_config\_t

#### **Data Fields**

• bool enableRealTimeDebugPin

*If enable real-time debug pin, default is closed to reduce power consumption.* 

bool isSoftwareResetClearLock

If software reset clears the LOCK bit which prevent writing SDMA scripts into SDMA.

• sdma\_clock\_ratio\_t ratio

SDMA core clock ratio to ARM platform DMA interface.

#### 4.0.30.3.1.1 Field Documentation

4.0.30.3.1.1.1 bool sdma config t::enableRealTimeDebugPin

4.0.30.3.1.1.2 bool sdma config t::isSoftwareResetClearLock

4.0.30.3.2 struct sdma\_multi\_fifo\_config\_t

#### **Data Fields**

• uint8\_t fifoNums

fifo numbers

• uint8\_t fifoOffset

offset between multi fifo data register address

### 4.0.30.3.3 struct sdma\_sw\_done\_config\_t

#### **Data Fields**

bool enableSwDone

true is enable sw done, false is disable

• uint8 t swDoneSel

sw done channel number per peripheral type

#### 4.0.30.3.4 struct sdma p2p config t

#### **Data Fields**

• uint8 t sourceWatermark

lower watermark value

• uint8 t destWatermark

higher water makr value

• bool continuousTransfer

0: the amount of samples to be transferred is equal to the cont field of mode word 1: the amount of samples to be transferred is unknown and script will keep on transferring as long as both events are detected and script must be stopped by application.

#### 4.0.30.3.4.1 Field Documentation

#### 4.0.30.3.4.1.1 bool sdma\_p2p\_config\_t::continuousTransfer

#### 4.0.30.3.5 struct sdma\_transfer\_config\_t

This structure configures the source/destination transfer attribute.

#### **Data Fields**

• uint32\_t srcAddr

Source address of the transfer.

• uint32 t destAddr

Destination address of the transfer.

• sdma\_transfer\_size\_t srcTransferSize

Source data transfer size.

• sdma transfer size t destTransferSize

Destination data transfer size.

• uint32 t bytesPerRequest

Bytes to transfer in a minor loop.

• uint32\_t transferSzie

Bytes to transfer for this descriptor.

• uint32\_t scriptAddr

SDMA script address located in SDMA ROM.

• uint32\_t eventSource

Event source number for the channel.

• uint32\_t eventSource1

event source 1

bool isEventIgnore

True means software trigger, false means hardware trigger.

bool isSoftTriggerIgnore

If ignore the HE bit, 1 means use hardware events trigger, 0 means software trigger.

• sdma\_transfer\_type\_t type

Transfer type, transfer type used to decide the SDMA script.

• sdma\_multi\_fifo\_config\_t multiFifo

multi fifo configurations

• sdma sw done config t swDone

sw done selector

• uint32 t watermarkLevel

watermark level

• uint32\_t eventMask0

event mask 0

• uint32 t eventMask1

event mask 1

#### 4.0.30.3.5.1 Field Documentation

4.0.30.3.5.1.1 sdma\_transfer\_size\_t sdma\_transfer\_config\_t::srcTransferSize

4.0.30.3.5.1.2 sdma\_transfer\_size\_t sdma\_transfer\_config\_t::destTransferSize

4.0.30.3.5.1.3 uint32\_t sdma\_transfer\_config\_t::scriptAddr

4.0.30.3.5.1.4 uint32\_t sdma\_transfer\_config\_t::eventSource

0 means no event, use software trigger

4.0.30.3.5.1.5 sdma\_transfer\_type\_t sdma\_transfer\_config\_t::type

4.0.30.3.6 struct sdma\_buffer\_descriptor\_t

This structure is a buffer descriptor, this structure describes the buffer start address and other options

#### **Data Fields**

• uint32 t count: 16

Bytes of the buffer length for this buffer descriptor.

• uint32\_t status: 8

*E,R,I,C,W,D* status bits stored here.

• uint32 t command: 8

command mostlky used for channel 0

• uint32\_t bufferAddr

Buffer start address for this descriptor.

• uint32\_t extendBufferAddr

External buffer start address, this is an optional for a transfer.

#### 4.0.30.3.6.1 Field Documentation

4.0.30.3.6.1.1 uint32\_t sdma\_buffer\_descriptor\_t::count

4.0.30.3.6.1.2 uint32\_t sdma\_buffer\_descriptor\_t::bufferAddr

4.0.30.3.6.1.3 uint32\_t sdma\_buffer\_descriptor\_t::extendBufferAddr

4.0.30.3.7 struct sdma\_channel\_control\_t

#### **Data Fields**

• uint32 t currentBDAddr

Address of current buffer descriptor processed.

uint32\_t baseBDAddr

The start address of the buffer descriptor array.

• uint32 t channelDesc

Optional for transfer.

• uint32 t status

Channel status.

#### 4.0.30.3.8 struct sdma context data t

This structure can be load into SDMA core, with this structure, SDMA scripts can start work.

#### **Data Fields**

• uint32\_t GeneralReg [8] 8 general regsiters used for SDMA RISC core

#### 4.0.30.3.9 struct sdma handle t

#### **Data Fields**

sdma callback callback

Callback function for major count exhausted.

void \* userData

Callback function parameter.

• SDMAARM\_Type \* base

SDMA peripheral base address.

sdma\_buffer\_descriptor\_t \* BDPool

Pointer to memory stored BD arrays.

• uint32\_t bdCount

How many buffer descriptor.

• uint32 t bdIndex

How many buffer descriptor.

• uint32\_t eventSource

Event source count for the channel.

**MCUXpresso SDK API Reference Manual** 

- uint32 t eventSource1
  - Event source 1 count for the channel.
- sdma\_context\_data\_t \* context
  - Channel context to exectute in SDMA.
- uint8 t channel
  - SDMA channel number.
- uint8\_t priority
  - SDMA channel priority.
- uint8\_t flags

The status of the current channel.

#### 4.0.30.3.9.1 Field Documentation

- 4.0.30.3.9.1.1 sdma\_callback sdma\_handle\_t::callback
- 4.0.30.3.9.1.2 void\* sdma\_handle\_t::userData
- 4.0.30.3.9.1.3 SDMAARM\_Type\* sdma handle t::base
- 4.0.30.3.9.1.4 sdma\_buffer\_descriptor\_t\* sdma\_handle\_t::BDPool
- 4.0.30.3.9.1.5 uint8 t sdma handle t::channel
- 4.0.30.3.9.1.6 uint8 t sdma handle t::flags
- 4.0.30.4 Macro Definition Documentation
- 4.0.30.4.1 #define FSL SDMA DRIVER VERSION (MAKE VERSION(2, 3, 0))

Version 2.3.0.

#### 4.0.30.5 Typedef Documentation

- 4.0.30.5.1 typedef void(\* sdma\_callback)(struct \_sdma\_handle \*handle, void \*userData, bool transferDone, uint32\_t bdIndex)
- 4.0.30.6 Enumeration Type Documentation
- 4.0.30.6.1 enum sdma\_transfer\_size\_t

#### Enumerator

```
    kSDMA_TransferSize1Bytes
    kSDMA_TransferSize2Bytes
    kSDMA_TransferSize3Bytes
    kSDMA_TransferSize4Bytes
    Source/Destination data transfer size is 2 bytes every time.
    Source/Destination data transfer size is 3 bytes every time.
    kSDMA_TransferSize4Bytes
    Source/Destination data transfer size is 4 bytes every time.
```

#### 4.0.30.6.2 enum sdma bd status t

#### Enumerator

**kSDMA\_BDStatusDone** BD ownership, 0 means ARM core owns the BD, while 1 means SDMA owns BD.

**kSDMA\_BDStatusWrap** While this BD is last one, the next BD will be the first one.

**kSDMA\_BDStatusContinuous** Buffer is allowed to transfer/receive to/from multiple buffers.

**kSDMA\_BDStatusInterrupt** While this BD finished, send an interrupt.

kSDMA\_BDStatusError Error occurred on buffer descriptor command.

**kSDMA\_BDStatusLast** This BD is the last BD in this array. It means the transfer ended after this buffer

kSDMA\_BDStatusExtend Buffer descriptor extend status for SDMA scripts.

#### 4.0.30.6.3 enum sdma\_bd\_command\_t

#### Enumerator

**kSDMA\_BDCommandSETDM** Load SDMA data memory from ARM core memory buffer.

kSDMA\_BDCommandGETDM Copy SDMA data memory to ARM core memory buffer.

**kSDMA\_BDCommandSETPM** Load SDMA program memory from ARM core memory buffer.

**kSDMA\_BDCommandGETPM** Copy SDMA program memory to ARM core memory buffer.

**kSDMA\_BDCommandSETCTX** Load context for one channel into SDMA RAM from ARM platform memory buffer.

**kSDMA\_BDCommandGETCTX** Copy context for one channel from SDMA RAM to ARM platform memory buffer.

### 4.0.30.6.4 enum sdma\_context\_switch\_mode\_t

#### Enumerator

kSDMA ContextSwitchModeStatic SDMA context switch mode static.

**kSDMA\_ContextSwitchModeDynamicLowPower** SDMA context switch mode dynamic with low power.

**kSDMA\_ContextSwitchModeDynamicWithNoLoop** SDMA context switch mode dynamic with no loop.

**kSDMA\_ContextSwitchModeDynamic** SDMA context switch mode dynamic.

### 4.0.30.6.5 enum sdma\_clock\_ratio\_t

#### Enumerator

**kSDMA\_HalfARMClockFreq** SDMA core clock frequency half of ARM platform. **kSDMA\_ARMClockFreq** SDMA core clock frequency equals to ARM platform.

#### MCUXpresso SDK API Reference Manual

#### 4.0.30.6.6 enum sdma\_transfer\_type\_t

#### Enumerator

**kSDMA\_Memory ToMemory** Transfer from memory to memory.

**kSDMA\_PeripheralToMemory** Transfer from peripheral to memory.

**kSDMA\_MemoryToPeripheral** Transfer from memory to peripheral.

**kSDMA** *PeripheralToPeripheral* Transfer from peripheral to peripheral.

#### 4.0.30.6.7 enum sdma\_peripheral\_t

#### Enumerator

**kSDMA\_PeripheralTypeMemory** Peripheral DDR memory.

kSDMA\_PeripheralTypeUART UART use SDMA.

kSDMA\_PeripheralTypeUART\_SP UART instance in SPBA use SDMA.

kSDMA\_PeripheralTypeSPDIF SPDIF use SDMA.

kSDMA\_PeripheralNormal Normal peripheral use SDMA.

**kSDMA\_PeripheralNormal\_SP** Normal peripheral in SPBA use SDMA.

kSDMA\_PeripheralMultiFifoPDM multi fifo PDM

kSDMA\_PeripheralMultiFifoSaiRX multi fifo sai rx use SDMA

kSDMA\_PeripheralMultiFifoSaiTX multi fifo sai tx use SDMA

kSDMA\_PeripheralASRCM2P asrc m2p

kSDMA\_PeripheralASRCP2M asrc p2m

kSDMA\_PeripheralASRCP2P asrc p2p

#### 4.0.30.6.8 anonymous enum

#### Enumerator

kStatus SDMA ERROR SDMA context error.

kStatus\_SDMA\_Busy Channel is busy and can't handle the transfer request.

#### 4.0.30.6.9 anonymous enum

#### Enumerator

kSDMA MultiFifoWatermarkLevelMask multi fifo watermark level mask

kSDMA\_MultiFifoNumsMask multi fifo nums mask

kSDMA\_MultiFifoOffsetMask multi fifo offset mask

kSDMA MultiFifoSwDoneMask multi fifo sw done mask

kSDMA MultiFifoSwDoneSelectorMask multi fifo sw done selector mask

#### 4.0.30.6.10 anonymous enum

#### Enumerator

```
kSDMA_MultiFifoWatermarkLevelShift multi fifo watermark level shift
kSDMA_MultiFifoNumsShift multi fifo nums shift
kSDMA_MultiFifoOffsetShift multi fifo offset shift
kSDMA_MultiFifoSwDoneShift multi fifo sw done shift
kSDMA_MultiFifoSwDoneSelectorShift multi fifo sw done selector shift
```

#### 4.0.30.6.11 anonymous enum

#### Enumerator

```
    kSDMA_DoneChannel0 SDMA done channel 0.
    kSDMA_DoneChannel1 SDMA done channel 1.
    kSDMA_DoneChannel2 SDMA done channel 2.
    kSDMA_DoneChannel3 SDMA done channel 3.
    kSDMA_DoneChannel5 SDMA done channel 4.
    kSDMA_DoneChannel6 SDMA done channel 5.
    kSDMA_DoneChannel6 SDMA done channel 6.
    kSDMA_DoneChannel7 SDMA done channel 7.
```

### 4.0.30.6.12 enum sdma\_done\_src\_t

#### Enumerator

```
kSDMA DoneSrcSW software done
kSDMA DoneSrcHwEvent0U HW event 0 is used for DONE event.
kSDMA DoneSrcHwEvent1U HW event 1 is used for DONE event.
kSDMA DoneSrcHwEvent2U HW event 2 is used for DONE event.
kSDMA DoneSrcHwEvent3U HW event 3 is used for DONE event.
kSDMA DoneSrcHwEvent4U HW event 4 is used for DONE event.
kSDMA DoneSrcHwEvent5U HW event 5 is used for DONE event.
kSDMA DoneSrCHwEvent6U HW event 6 is used for DONE event.
kSDMA DoneSrcHwEvent7U HW event 7 is used for DONE event.
kSDMA DoneSrcHwEvent8U HW event 8 is used for DONE event.
kSDMA DoneSrcHwEvent9U HW event 9 is used for DONE event.
kSDMA DoneSrcHwEvent10U HW event 10 is used for DONE event.
kSDMA_DoneSrcHwEvent11U HW event 11 is used for DONE event.
kSDMA DoneSrcHwEvent12U HW event 12 is used for DONE event.
kSDMA_DoneSrcHwEvent13U HW event 13 is used for DONE event.
kSDMA DoneSrcHwEvent14U HW event 14 is used for DONE event.
kSDMA DoneSrcHwEvent15U HW event 15 is used for DONE event.
kSDMA_DoneSrcHwEvent16U HW event 16 is used for DONE event.
```

```
kSDMA_DoneSrcHwEvent18U HW event 17 is used for DONE event.
kSDMA_DoneSrcHwEvent19U HW event 18 is used for DONE event.
kSDMA_DoneSrcHwEvent20U HW event 20 is used for DONE event.
kSDMA_DoneSrcHwEvent21U HW event 21 is used for DONE event.
kSDMA_DoneSrcHwEvent22U HW event 22 is used for DONE event.
kSDMA_DoneSrcHwEvent23U HW event 23 is used for DONE event.
kSDMA_DoneSrcHwEvent24U HW event 24 is used for DONE event.
kSDMA_DoneSrcHwEvent25U HW event 25 is used for DONE event.
kSDMA_DoneSrcHwEvent26U HW event 26 is used for DONE event.
kSDMA_DoneSrcHwEvent27U HW event 27 is used for DONE event.
kSDMA_DoneSrcHwEvent28U HW event 28 is used for DONE event.
kSDMA_DoneSrcHwEvent28U HW event 29 is used for DONE event.
kSDMA_DoneSrcHwEvent30U HW event 30 is used for DONE event.
kSDMA_DoneSrcHwEvent31U HW event 31 is used for DONE event.
```

#### 4.0.30.7 Function Documentation

### 4.0.30.7.1 void SDMA\_Init ( SDMAARM\_Type \* base, const sdma\_config\_t \* config\_)

This function ungates the SDMA clock and configures the SDMA peripheral according to the configuration structure.

#### **Parameters**

base	SDMA peripheral base address.
config	A pointer to the configuration structure, see "sdma_config_t".

#### Note

This function enables the minor loop map feature.

#### 4.0.30.7.2 void SDMA Deinit ( SDMAARM Type \* base )

This function gates the SDMA clock.

Parameters

base SDMA peripheral base address.

## 4.0.30.7.3 void SDMA\_GetDefaultConfig ( sdma\_config\_t \* config )

This function sets the configuration structure to default values. The default configuration is set to the following values.

```
* config.enableRealTimeDebugPin = false;
* config.isSoftwareResetClearLock = true;
* config.ratio = kSDMA_HalfARMClockFreq;
```

### **Parameters**

config	A pointer to the SDMA configuration structure.
--------	--

## 4.0.30.7.4 void SDMA\_ResetModule ( SDMAARM\_Type \* base )

If only reset ARM core, SDMA register cannot return to reset value, shall call this function to reset all SDMA register to reset value. But the internal status cannot be reset.

#### **Parameters**

base	SDMA peripheral base address.

## 4.0.30.7.5 static void SDMA\_EnableChannelErrorInterrupts ( SDMAARM\_Type \* base, uint32\_t channel ) [inline], [static]

Enable this will trigger an interrupt while SDMA occurs error while executing scripts.

### Parameters

base	SDMA peripheral base address.
channel	SDMA channel number.

## 4.0.30.7.6 static void SDMA\_DisableChannelErrorInterrupts ( SDMAARM\_Type \* base, uint32\_t channel ) [inline], [static]

NXP Semiconductors

321

base	SDMA peripheral base address.
channel	SDMA channel number.

# 4.0.30.7.7 void SDMA\_ConfigBufferDescriptor ( sdma\_buffer\_descriptor\_t \* bd, uint32\_t srcAddr, uint32\_t destAddr, sdma\_transfer\_size\_t busWidth, size\_t bufferSize, bool isLast, bool enableInterrupt, bool isWrap, sdma\_transfer\_type\_t type )

This function sets the descriptor contents such as source, dest address and status bits.

### **Parameters**

bd	Pointer to the buffer descriptor structure.
srcAddr	Source address for the buffer descriptor.
destAddr	Destination address for the buffer descriptor.
busWidth	The transfer width, it only can be a member of sdma_transfer_size_t.
bufferSize	Buffer size for this descriptor, this number shall less than 0xFFFF. If need to transfer a big size, shall divide into several buffer descriptors.
isLast	Is the buffer descriptor the last one for the channel to transfer. If only one descriptor used for the channel, this bit shall set to TRUE.
enableInterrupt	If trigger an interrupt while this buffer descriptor transfer finished.
isWrap	Is the buffer descriptor need to be wrapped. While this bit set to true, it will automatically wrap to the first buffer descriptor to do transfer.
type	Transfer type, memory to memory, peripheral to memory or memory to peripheral.

## 4.0.30.7.8 static void SDMA\_SetChannelPriority ( SDMAARM\_Type \* base, uint32\_t channel, uint8\_t priority ) [inline], [static]

This function sets the channel priority. The default value is 0 for all channels, priority 0 will prevents channel from starting, so the priority must be set before start a channel.

### **Parameters**

base	SDMA peripheral base address.
------	-------------------------------

channel	SDMA channel number.
priority	SDMA channel priority.

## 4.0.30.7.9 static void SDMA\_SetSourceChannel ( SDMAARM\_Type \* base, uint32\_t source, uint32\_t channelMask ) [inline], [static]

This function sets which channel will be triggered by the dma request source.

### **Parameters**

base	SDMA peripheral base address.
source	SDMA dma request source number.
channelMask	SDMA channel mask. 1 means channel 0, 2 means channel 1, 4 means channel 3. SDMA supports an event trigger multi-channel. A channel can also be triggered by several source events.

## 4.0.30.7.10 static void SDMA\_StartChannelSoftware ( SDMAARM\_Type \* base, uint32\_t channel ) [inline], [static]

This function start a channel.

### **Parameters**

base	SDMA peripheral base address.
channel	SDMA channel number.

## 4.0.30.7.11 static void SDMA\_StartChannelEvents ( SDMAARM\_Type \* base, uint32\_t channel ) [inline], [static]

This function start a channel.

### **Parameters**

base	SDMA peripheral base address.
channel	SDMA channel number.

## 4.0.30.7.12 static void SDMA\_StopChannel ( SDMAARM\_Type \* base, uint32\_t channel ) [inline], [static]

This function stops a channel.

### **MCUXpresso SDK API Reference Manual**

base	SDMA peripheral base address.
channel	SDMA channel number.

## 4.0.30.7.13 void SDMA\_SetContextSwitchMode ( SDMAARM\_Type \* base, sdma\_context\_switch\_mode\_t mode )

### **Parameters**

base	SDMA peripheral base address.
mode	SDMA context switch mode.

## 4.0.30.7.14 static uint32\_t SDMA\_GetChannelInterruptStatus ( SDMAARM\_Type \* base ) [inline], [static]

### **Parameters**

base	SDMA peripheral base address.
------	-------------------------------

### Returns

The interrupt status for all channels. Check the relevant bits for specific channel.

## 4.0.30.7.15 static void SDMA\_ClearChannelInterruptStatus ( SDMAARM\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	SDMA peripheral base address.
mask	The interrupt status need to be cleared.

## 4.0.30.7.16 static uint32\_t SDMA\_GetChannelStopStatus ( SDMAARM\_Type \* base ) [inline], [static]

base	SDMA peripheral base address.
------	-------------------------------

### Returns

The stop status for all channels. Check the relevant bits for specific channel.

## 4.0.30.7.17 static void SDMA\_ClearChannelStopStatus ( SDMAARM\_Type \* base, uint32\_t mask ) [inline], [static]

#### **Parameters**

base	SDMA peripheral base address.
mask	The stop status need to be cleared.

## 4.0.30.7.18 static uint32\_t SDMA\_GetChannelPendStatus ( SDMAARM\_Type \* base ) [inline], [static]

#### **Parameters**

base	SDMA peripheral base address.
------	-------------------------------

### Returns

The pending status for all channels. Check the relevant bits for specific channel.

## 4.0.30.7.19 static void SDMA\_ClearChannelPendStatus ( SDMAARM\_Type \* base, uint32\_t mask ) [inline], [static]

### **Parameters**

base	SDMA peripheral base address.
mask	The pending status need to be cleared.

## 4.0.30.7.20 static uint32\_t SDMA\_GetErrorStatus ( SDMAARM\_Type \* base ) [inline], [static]

SDMA channel error flag is asserted while an incoming DMA request was detected and it triggers a channel that is already pending or being serviced. This probably means there is an overflow of data for that channel.

### **MCUXpresso SDK API Reference Manual**

base	SDMA peripheral base address.
------	-------------------------------

### Returns

The error status for all channels. Check the relevant bits for specific channel.

## 4.0.30.7.21 bool SDMA\_GetRequestSourceStatus ( SDMAARM\_Type \* base, uint32\_t source )

#### **Parameters**

base	SDMA peripheral base address.
source	DMA request source number.

### Returns

True means the request source is pending, otherwise not pending.

## 4.0.30.7.22 void SDMA\_CreateHandle ( sdma\_handle\_t \* handle, SDMAARM\_Type \* base, uint32\_t channel, sdma\_context\_data\_t \* context )

This function is called if using the transactional API for SDMA. This function initializes the internal state of the SDMA handle.

### **Parameters**

handle	SDMA handle pointer. The SDMA handle stores callback function and parameters.
base	SDMA peripheral base address.
channel	SDMA channel number.
context	Context structure for the channel to download into SDMA. Users shall make sure the context located in a non-cacheable memory, or it will cause SDMA run fail. Users shall not touch the context contents, it only be filled by SDMA driver in SDMASubmitTransfer function.

## 4.0.30.7.23 void SDMA\_InstallBDMemory ( sdma\_handle\_t \* handle, sdma\_buffer\_descriptor\_t \* BDPool, uint32 t BDCount )

This function is called after the SDMA\_CreateHandle to use multi-buffer feature.

### MCUXpresso SDK API Reference Manual

handle	SDMA handle pointer.
BDPool	A memory pool to store BDs. It must be located in non-cacheable address.
BDCount	The number of BD slots.

## 4.0.30.7.24 void SDMA\_SetCallback ( sdma\_handle\_t \* handle, sdma\_callback callback, void \* userData )

This callback is called in the SDMA IRQ handler. Use the callback to do something after the current major loop transfer completes.

#### **Parameters**

handle	SDMA handle pointer.
callback	SDMA callback function pointer.
userData	A parameter for the callback function.

## 4.0.30.7.25 void SDMA\_SetMultiFifoConfig ( sdma\_transfer\_config\_t \* config, uint32\_t fifoNums, uint32\_t fifoOffset )

This api is used to support multi fifo for SDMA, if user want to get multi fifo data, then this api shoule be called before submit transfer.

### **Parameters**

config	transfer configurations.
fifoNums	fifo numbers that multi fifo operation perform.
fifoOffset	offset between multififo address.

## 4.0.30.7.26 void SDMA\_EnableSwDone ( SDMAARM\_Type \* base, sdma\_transfer\_config\_t \* config, uint8\_t sel, sdma\_peripheral\_t type )

Parameters

base	SDMA base.
config	transfer configurations.
sel	sw done selector.
type	peripheral type is used to determine the corresponding peripheral sw done selector bit.

## 4.0.30.7.27 void SDMA\_SetDoneConfig ( SDMAARM\_Type \* base, sdma\_transfer\_config\_t \* config, sdma\_peripheral\_t type, sdma\_done\_src\_t doneSrc )

### Parameters

base	SDMA base.
config	transfer configurations.
type	peripheral type.
doneSrc	reference sdma_done_src_t.

## 4.0.30.7.28 void SDMA\_LoadScript ( SDMAARM\_Type \* base, uint32\_t destAddr, void \* srcAddr, size\_t bufferSizeBytes )

### Parameters

base	SDMA base.
destAddr	dest script address, should be SDMA program memory address.
srcAddr	source address of target script.
bufferSizeBytes	bytes size of script.

## 4.0.30.7.29 void SDMA\_DumpScript ( SDMAARM\_Type \* base, uint32\_t srcAddr, void \* destAddr, size\_t bufferSizeBytes )

### Parameters

base	SDMA base.
srcAddr	should be SDMA program memory address.
destAddr	address to store scripts.
bufferSizeBytes	bytes size of script.

MCUXpresso SDK API Reference Manual

4.0.30.7.30 void SDMA\_PrepareTransfer ( sdma\_transfer\_config\_t \* config, uint32\_t srcAddr, uint32\_t destAddr, uint32\_t srcWidth, uint32\_t destWidth, uint32\_t bytesEachRequest, uint32\_t transferSize, uint32\_t eventSource, sdma\_peripheral\_t peripheral, sdma\_transfer\_type\_t type )

This function prepares the transfer configuration structure according to the user input.

config	The user configuration structure of type sdma_transfer_t.
srcAddr	SDMA transfer source address.
destAddr	SDMA transfer destination address.
srcWidth	SDMA transfer source address width(bytes).
destWidth	SDMA transfer destination address width(bytes).
bytesEach-	SDMA transfer bytes per channel request.
Request	
transferSize	SDMA transfer bytes to be transferred.
eventSource	Event source number for the transfer, if use software trigger, just write 0.
peripheral	Peripheral type, used to decide if need to use some special scripts.
type	SDMA transfer type. Used to decide the correct SDMA script address in SDMA
	ROM.

### Note

The data address and the data width must be consistent. For example, if the SRC is 4 bytes, the source address must be 4 bytes aligned, or it results in source address error.

4.0.30.7.31 void SDMA\_PrepareP2PTransfer ( sdma\_transfer\_config\_t \* config, uint32\_t srcAddr, uint32\_t destAddr, uint32\_t srcWidth, uint32\_t destWidth, uint32\_t bytesEachRequest, uint32\_t transferSize, uint32\_t eventSource, uint32\_t eventSource1, sdma\_peripheral\_t peripheral, sdma\_p2p\_config\_t \* p2p )

This function prepares the transfer configuration structure according to the user input.

### **Parameters**

config	The user configuration structure of type sdma_transfer_t.
srcAddr	SDMA transfer source address.
destAddr	SDMA transfer destination address.
srcWidth	SDMA transfer source address width(bytes).
destWidth	SDMA transfer destination address width(bytes).

bytesEach- Request	SDMA transfer bytes per channel request.
transferSize	SDMA transfer bytes to be transferred.
eventSource	Event source number for the transfer.
eventSource1	Event source1 number for the transfer.
peripheral	Peripheral type, used to decide if need to use some special scripts.
p2p	sdma p2p configuration pointer.

#### Note

The data address and the data width must be consistent. For example, if the SRC is 4 bytes, the source address must be 4 bytes aligned, or it results in source address error.

## 4.0.30.7.32 void SDMA\_SubmitTransfer ( sdma\_handle\_t \* handle, const sdma\_transfer\_config\_t \* config )

This function submits the SDMA transfer request according to the transfer configuration structure.

### **Parameters**

handle	SDMA handle pointer.
config	Pointer to SDMA transfer configuration structure.

### 4.0.30.7.33 void SDMA\_StartTransfer ( sdma\_handle\_t \* handle )

This function enables the channel request. Users can call this function after submitting the transfer request or before submitting the transfer request.

### **Parameters**

handle	SDMA handle pointer.
--------	----------------------

### 4.0.30.7.34 void SDMA\_StopTransfer ( sdma\_handle\_t \* handle )

This function disables the channel request to pause the transfer. Users can call SDMA\_StartTransfer() again to resume the transfer.

handle	SDMA handle pointer.
--------	----------------------

### 4.0.30.7.35 void SDMA AbortTransfer ( sdma\_handle\_t \* handle )

This function disables the channel request and clear transfer status bits. Users can submit another transfer after calling this API.

### **Parameters**

handle	DMA handle pointer.
--------	---------------------

## 4.0.30.7.36 uint32\_t SDMA\_GetTransferredBytes ( sdma\_handle\_t \* handle )

This function returns the buffer descriptor count value if not using buffer descriptor. While do a simple transfer, which only uses one descriptor, the SDMA driver inside handle the buffer descriptor. In uart receive case, it can tell users how many data already received, also it can tells users how many data transfferd while error occurred. Notice, the count would not change while transfer is on-going using default SDMA script.

### Parameters

handle	DMA handle pointer.
--------	---------------------

#### Returns

Transferred bytes.

### 4.0.30.7.37 bool SDMA IsPeripheralInSPBA ( uint32 t addr )

#### **Parameters**

addr	Address which need to judge.
return	True means located in SPBA, false means not.

### 4.0.30.7.38 void SDMA HandleIRQ ( sdma\_handle\_t \* handle )

This function clears the interrupt flags and also handle the CCB for the channel.

### MCUXpresso SDK API Reference Manual

handle | SDMA handle pointer.

## 4.0.31 SEMA4: Hardware Semaphores Driver

### 4.0.31.1 Overview

The MCUXpresso SDK provides a driver for the SEMA4 module of MCUXpresso SDK devices.

### **Macros**

• #define SEMA4 GATE NUM RESET ALL (64U)

The number to reset all SEMA4 gates.

• #define SEMA4\_GATEn(base, n) (((volatile uint8\_t \*)(&((base)->Gate00)))[(n)]) SEMA4 gate n register address.

### **Functions**

• void SEMA4\_Init (SEMA4\_Type \*base)

Initializes the SEMA4 module.

void SEMA4\_Deinit (SEMA4\_Type \*base)

De-initializes the SEMA4 module.

- status\_t SEMA4\_TryLock (SEMA4\_Type \*base, uint8\_t gateNum, uint8\_t procNum)

  Tries to lock the SEMA4 gate.
- void SEMA4\_Lock (SEMA4\_Type \*base, uint8\_t gateNum, uint8\_t procNum)

  Locks the SEMA4 gate.
- static void SEMA4\_Unlock (SEMA4\_Type \*base, uint8\_t gateNum)

Unlocks the SEMA4 gate.

• static int32\_t SEMA4\_GetLockProc (SEMA4\_Type \*base, uint8\_t gateNum)

Gets the status of the SEMA4 gate.

• status\_t SEMA4\_ResetGate (SEMA4\_Type \*base, uint8\_t gateNum)

Resets the SEMA4 gate to an unlocked status.

• static status\_t SEMA4\_ResetAllGates (SEMA4\_Type \*base)

Resets all SEMA4 gates to an unlocked status.

static void SEMA4\_EnableGateNotifyInterrupt (SEMA4\_Type \*base, uint8\_t procNum, uint32\_t mask)

Enable the gate notification interrupt.

• static void SEMA4\_DisableGateNotifyInterrupt (SEMA4\_Type \*base, uint8\_t procNum, uint32\_t mask)

Disable the gate notification interrupt.

- static uint32\_t SEMA4\_GetGateNotifyStatus (SEMA4\_Type \*base, uint8\_t procNum) Get the gate notification flags.
- status\_t SEMA4\_ResetGateNotify (SEMA4\_Type \*base, uint8\_t gateNum)

Resets the SEMA4 gate IRQ notification.

• static status\_t SEMA4\_ResetAllGateNotify (SEMA4\_Type \*base)

Resets all SEMA4 gates IRO notification.

### **Driver version**

• #define FSL\_SEMA4\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 1)) SEMA4 driver version.

#### MCUXpresso SDK API Reference Manual

### 4.0.31.2 Macro Definition Documentation

## 4.0.31.2.1 #define SEMA4\_GATE\_NUM\_RESET\_ALL (64U)

### 4.0.31.3 Function Documentation

### 4.0.31.3.1 void SEMA4\_Init ( SEMA4\_Type \* base )

This function initializes the SEMA4 module. It only enables the clock but does not reset the gates because the module might be used by other processors at the same time. To reset the gates, call either SEMA4\_ResetGate or SEMA4\_ResetAllGates function.

#### **Parameters**

base	SEMA4 peripheral base address.
------	--------------------------------

### 4.0.31.3.2 void SEMA4 Deinit ( SEMA4 Type \* base )

This function de-initializes the SEMA4 module. It only disables the clock.

### **Parameters**

base SEMA4 peripheral base address.	
-------------------------------------	--

### 4.0.31.3.3 status\_t SEMA4\_TryLock ( SEMA4\_Type \* base, uint8\_t gateNum, uint8\_t procNum )

This function tries to lock the specific SEMA4 gate. If the gate has been locked by another processor, this function returns an error code.

#### **Parameters**

base	SEMA4 peripheral base address.	
gateNum	Gate number to lock.	
procNum	Current processor number.	

### Return values

kStatus_Success	Lock the sema4 gate successfully.
-----------------	-----------------------------------

MCUXpresso SDK API Reference Manual

10 5 11	
kStatus Fail	Sema4 gate has been locked by another processor.
1051011115_1 0111	Some Suco has occur focked by another processor.

## 4.0.31.3.4 void SEMA4\_Lock ( SEMA4\_Type \* base, uint8\_t gateNum, uint8\_t procNum )

This function locks the specific SEMA4 gate. If the gate has been locked by other processors, this function waits until it is unlocked and then lock it.

### **Parameters**

base	SEMA4 peripheral base address.	
gateNum	Gate number to lock.	
procNum	Current processor number.	

## 4.0.31.3.5 static void SEMA4\_Unlock ( SEMA4\_Type \* base, uint8\_t gateNum ) [inline], [static]

This function unlocks the specific SEMA4 gate. It only writes unlock value to the SEMA4 gate register. However, it does not check whether the SEMA4 gate is locked by the current processor or not. As a result, if the SEMA4 gate is not locked by the current processor, this function has no effect.

### Parameters

base	SEMA4 peripheral base address.	
gateNum	Gate number to unlock.	

## 4.0.31.3.6 static int32\_t SEMA4\_GetLockProc ( SEMA4\_Type \* base, uint8\_t gateNum ) [inline], [static]

This function checks the lock status of a specific SEMA4 gate.

### **Parameters**

base	SEMA4 peripheral base address.	
gateNum Gate number.		

### Returns

Return -1 if the gate is unlocked, otherwise return the processor number which has locked the gate.

MCUXpresso SDK API Reference Manual

## 4.0.31.3.7 status\_t SEMA4\_ResetGate ( SEMA4\_Type \* base, uint8\_t gateNum )

This function resets a SEMA4 gate to an unlocked status.

base	SEMA4 peripheral base address.	
gateNum	Gate number.	

### Return values

kStatus_Success	SEMA4 gate is reset successfully.
kStatus_Fail	Some other reset process is ongoing.

### 4.0.31.3.8 static status\_t SEMA4\_ResetAllGates ( SEMA4\_Type \* base ) [inline], [static]

This function resets all SEMA4 gate to an unlocked status.

### **Parameters**

base	SEMA4 peripheral base address.
------	--------------------------------

### Return values

kStatus_Success	SEMA4 is reset successfully.
kStatus_Fail	Some other reset process is ongoing.

## 4.0.31.3.9 static void SEMA4\_EnableGateNotifyInterrupt ( SEMA4\_Type \* base, uint8\_t procNum, uint32\_t mask ) [inline], [static]

Gate notification provides such feature, when core tried to lock the gate and failed, it could get notification when the gate is idle.

### **Parameters**

base	SEMA4 peripheral base address.
procNum	Current processor number.
mask	OR'ed value of the gate index, for example: $(1 << 0) \mid (1 << 1)$ means gate 0 and gate 1.

## 4.0.31.3.10 static void SEMA4\_DisableGateNotifyInterrupt ( SEMA4\_Type \* base, uint8\_t procNum, uint32\_t mask ) [inline], [static]

Gate notification provides such feature, when core tried to lock the gate and failed, it could get notification when the gate is idle.

### **MCUXpresso SDK API Reference Manual**

base	SEMA4 peripheral base address.
procNum	Current processor number.
mask	OR'ed value of the gate index, for example: $(1 << 0) \mid (1 << 1)$ means gate 0 and gate 1.

## 4.0.31.3.11 static uint32\_t SEMA4\_GetGateNotifyStatus ( SEMA4\_Type \* base, uint8\_t procNum ) [inline], [static]

Gate notification provides such feature, when core tried to lock the gate and failed, it could get notification when the gate is idle. The status flags are cleared automatically when the gate is locked by current core or locked again before the other core.

### **Parameters**

base	SEMA4 peripheral base address.
procNum	Current processor number.

### Returns

OR'ed value of the gate index, for example:  $(1 << 0) \mid (1 << 1)$  means gate 0 and gate 1 flags are pending.

## 4.0.31.3.12 status\_t SEMA4\_ResetGateNotify ( SEMA4\_Type \* base, uint8\_t gateNum )

This function resets a SEMA4 gate IRQ notification.

### **Parameters**

base	SEMA4 peripheral base address.
gateNum	Gate number.

### Return values

kStatus_Success	Reset successfully.
-----------------	---------------------

MCUXpresso SDK API Reference Manual

kStatus_Fail	Some other reset process is ongoing.
--------------	--------------------------------------

## 4.0.31.3.13 static status\_t SEMA4\_ResetAllGateNotify(SEMA4\_Type \* base) [inline], [static]

This function resets all SEMA4 gate IRQ notifications.

### Parameters

base	SEMA4 peripheral base address.
------	--------------------------------

## Return values

kStatus_Success	Reset successfully.
kStatus_Fail	Some other reset process is ongoing.

## 4.0.32 WDOG: Watchdog Timer Driver

### 4.0.32.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Watchdog module (WDOG) of MCUXpresso SDK devices.

### 4.0.32.2 Typical use case

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/wdog

### **Data Structures**

- struct wdog\_work\_mode\_t

  Defines WDOG work mode. More...
- struct wdog\_config\_t

Describes WDOG configuration structure. More...

### **Enumerations**

- enum \_wdog\_interrupt\_enable { kWDOG\_InterruptEnable = WDOG\_WICR\_WIE\_MASK } WDOG interrupt configuration structure, default settings all disabled.
- enum \_wdog\_status\_flags {

kWDOG\_RunningFlag = WDOG\_WCR\_WDE\_MASK,

kWDOG\_PowerOnResetFlag = WDOG\_WRSR\_POR\_MASK,

kWDOG\_TimeoutResetFlag = WDOG\_WRSR\_TOUT\_MASK,

kWDOG\_SoftwareResetFlag = WDOG\_WRSR\_SFTW\_MASK,

kWDOG InterruptFlag = WDOG WICR WTIS MASK }

WDOG status flags.

### **Driver version**

• #define FSL\_WDOG\_DRIVER\_VERSION (MAKE\_VERSION(2, 1, 1)) Defines WDOG driver version.

## Refresh sequence

• #define **WDOG\_REFRESH\_KEY** (0xAAAA5555U)

### WDOG Initialization and De-initialization.

- void WDOG\_GetDefaultConfig (wdog\_config\_t \*config)

  Initializes the WDOG configuration structure.
- void WDOG\_Init (WDOG\_Type \*base, const wdog\_config\_t \*config)

### MCUXpresso SDK API Reference Manual

Initializes the WDOG.

• void WDOG\_Deinit (WDOG\_Type \*base)

Shuts down the WDOG.

• static void WDOG\_Enable (WDOG\_Type \*base)

Enables the WDOG module.

• static void WDOG\_Disable (WDOG\_Type \*base)

Disables the WDOG module.

• static void WDOG\_TriggerSystemSoftwareReset (WDOG\_Type \*base)

Trigger the system software reset.

• static void WDOG\_TriggerSoftwareSignal (WDOG\_Type \*base)

Trigger an output assertion.

• static void WDOG\_EnableInterrupts (WDOG\_Type \*base, uint16\_t mask)

Enables the WDOG interrupt.

• uint16\_t WDOG\_GetStatusFlags (WDOG\_Type \*base)

Gets the WDOG all reset status flags.

• void WDOG\_ClearInterruptStatus (WDOG\_Type \*base, uint16\_t mask)

Clears the WDOG flag.

• static void WDOG\_SetTimeoutValue (WDOG\_Type \*base, uint16\_t timeoutCount)

Sets the WDOG timeout value.

• static void WDOG\_SetInterrputTimeoutValue (WDOG\_Type \*base, uint16\_t timeoutCount)

Sets the WDOG interrupt count timeout value.

• static void WDOG\_DisablePowerDownEnable (WDOG\_Type \*base)

Disable the WDOG power down enable bit.

• void WDOG\_Refresh (WDOG\_Type \*base)

Refreshes the WDOG timer.

#### 4.0.32.3 Data Structure Documentation

### 4.0.32.3.1 struct wdog work mode t

### **Data Fields**

bool enableWait

continue or suspend WDOG in wait mode

• bool enableStop

continue or suspend WDOG in stop mode

• bool enableDebug

continue or suspend WDOG in debug mode

### 4.0.32.3.2 struct wdog config t

### **Data Fields**

bool enableWdog

Enables or disables WDOG.

wdog\_work\_mode\_t workMode

Configures WDOG work mode in debug stop and wait mode.

• bool enableInterrupt

Enables or disables WDOG interrupt.

• uint16 t timeoutValue

Timeout value.

• uint16\_t interruptTimeValue

Interrupt count timeout value.

- bool softwareResetExtension
  - software reset extension
- bool enablePowerDown

power down enable bit

bool enableTimeOutAssert

Enable WDOG\_B timeout assertion.

#### 4.0.32.3.2.1 Field Documentation

### 4.0.32.3.2.1.1 bool wdog\_config\_t::enableTimeOutAssert

### 4.0.32.4 Enumeration Type Documentation

### 4.0.32.4.1 enum \_wdog\_interrupt\_enable

This structure contains the settings for all of the WDOG interrupt configurations.

#### Enumerator

**kWDOG\_InterruptEnable** WDOG timeout generates an interrupt before reset.

### 4.0.32.4.2 enum wdog status flags

This structure contains the WDOG status flags for use in the WDOG functions.

### Enumerator

**kWDOG\_RunningFlag** Running flag, set when WDOG is enabled.

**kWDOG\_PowerOnResetFlag** Power On flag, set when reset is the result of a powerOnReset.

**kWDOG\_TimeoutResetFlag** Timeout flag, set when reset is the result of a timeout.

**kWDOG** SoftwareResetFlag Software flag, set when reset is the result of a software.

kWDOG\_InterruptFlag interrupt flag, whether interrupt has occurred or not

### 4.0.32.5 Function Documentation

### 4.0.32.5.1 void WDOG GetDefaultConfig ( wdog\_config\_t \* config\_)

This function initializes the WDOG configuration structure to default values. The default values are as follows.

```
* wdogConfig->enableWdog = true;
* wdogConfig->workMode.enableWait = true;
* wdogConfig->workMode.enableStop = false;
```

### MCUXpresso SDK API Reference Manual

```
* wdogConfig->workMode.enableDebug = false;
* wdogConfig->enableInterrupt = false;
* wdogConfig->enablePowerdown = false;
* wdogConfig->resetExtension = flase;
* wdogConfig->timeoutValue = 0xFFU;
* wdogConfig->interruptTimeValue = 0x04u;
```

```
config Pointer to the WDOG configuration structure.
```

See Also

wdog\_config\_t

### 4.0.32.5.2 void WDOG\_Init ( WDOG\_Type \* base, const wdog\_config\_t \* config )

This function initializes the WDOG. When called, the WDOG runs according to the configuration.

This is an example.

```
* wdog_config_t config;

* WDOG_GetDefaultConfig(&config);

* config.timeoutValue = 0xffU;

* config->interruptTimeValue = 0x04u;

* WDOG_Init(wdog_base,&config);

*
```

#### **Parameters**

base	WDOG peripheral base address
config	The configuration of WDOG

### 4.0.32.5.3 void WDOG\_Deinit ( WDOG\_Type \* base )

This function shuts down the WDOG. Watchdog Enable bit is a write one once only bit. It is not possible to clear this bit by a software write, once the bit is set. This bit(WDE) can be set/reset only in debug mode(exception).

### 4.0.32.5.4 static void WDOG\_Enable ( WDOG\_Type \* base ) [inline], [static]

This function writes a value into the WDOG\_WCR register to enable the WDOG. This is a write one once only bit. It is not possible to clear this bit by a software write, once the bit is set. only debug mode exception.

### **MCUXpresso SDK API Reference Manual**

base	WDOG peripheral base address
------	------------------------------

## 4.0.32.5.5 static void WDOG\_Disable ( WDOG\_Type \* base ) [inline], [static]

This function writes a value into the WDOG\_WCR register to disable the WDOG. This is a write one once only bit. It is not possible to clear this bit by a software write, once the bit is set. only debug mode exception

### **Parameters**

base	WDOG peripheral base address
------	------------------------------

## 4.0.32.5.6 static void WDOG\_TriggerSystemSoftwareReset ( WDOG\_Type \* base ) [inline], [static]

This function will write to the WCR[SRS] bit to trigger a software system reset. This bit will automatically resets to "1" after it has been asserted to "0". Note: Calling this API will reset the system right now, please using it with more attention.

#### **Parameters**

base	WDOG peripheral base address
------	------------------------------

## 4.0.32.5.7 static void WDOG\_TriggerSoftwareSignal ( WDOG\_Type \* base ) [inline], [static]

This function will write to the WCR[WDA] bit to trigger WDOG\_B signal assertion. The WDOG\_B signal can be routed to external pin of the chip, the output pin will turn to assertion along with WDOG\_B signal. Note: The WDOG\_B signal will remain assert until a power on reset occurred, so, please take more attention while calling it.

#### **Parameters**

base	WDOG peripheral base address
------	------------------------------

## 4.0.32.5.8 static void WDOG\_EnableInterrupts ( WDOG\_Type \* base, uint16\_t mask ) [inline], [static]

This bit is a write once only bit. Once the software does a write access to this bit, it will get locked and cannot be reprogrammed until the next system reset assertion

### MCUXpresso SDK API Reference Manual

base	WDOG peripheral base address
mask	The interrupts to enable The parameter can be combination of the following source if defined.  • kWDOG_InterruptEnable

## 4.0.32.5.9 uint16\_t WDOG\_GetStatusFlags ( WDOG\_Type \* base )

This function gets all reset status flags.

```
* uint16_t status;
* status = WDOG_GetStatusFlags (wdog_base);
*
```

### **Parameters**

base	WDOG peripheral base address
------	------------------------------

### Returns

State of the status flag: asserted (true) or not-asserted (false).

### See Also

### \_wdog\_status\_flags

- true: a related status flag has been set.
- false: a related status flag is not set.

### 4.0.32.5.10 void WDOG\_ClearInterruptStatus ( WDOG\_Type \* base, uint16\_t mask )

This function clears the WDOG status flag.

This is an example for clearing the interrupt flag.

```
* WDOG_ClearStatusFlags(wdog_base,KWDOG_InterruptFlag);
```

MCUXpresso SDK API Reference Manual

base	WDOG peripheral base address	
mask	The status flags to clear. The parameter could be any combination of the following values. kWDOG_TimeoutFlag	

## 4.0.32.5.11 static void WDOG\_SetTimeoutValue ( WDOG\_Type \* base, uint16\_t timeoutCount ) [inline], [static]

This function sets the timeout value. This function writes a value into WCR registers. The time-out value can be written at any point of time but it is loaded to the counter at the time when WDOG is enabled or after the service routine has been performed.

#### **Parameters**

base	WDOG peripheral base address	
timeoutCount WDOG timeout value; count of WDOG clock tick.		

## 4.0.32.5.12 static void WDOG\_SetInterrputTimeoutValue ( WDOG\_Type \* base, uint16\_t timeoutCount ) [inline], [static]

This function sets the interrupt count timeout value. This function writes a value into WIC registers which are wirte-once. This field is write once only. Once the software does a write access to this field, it will get locked and cannot be reprogrammed until the next system reset assertion.

#### **Parameters**

base	e WDOG peripheral base address	
timeoutCount WDOG timeout value; count of WDOG clock tick.		

## 4.0.32.5.13 static void WDOG\_DisablePowerDownEnable ( WDOG\_Type \* base ) [inline], [static]

This function disable the WDOG power down enable(PDE). This function writes a value into WMCR registers which are wirte-once. This field is write once only. Once software sets this bit it cannot be reset until the next system reset.

MCUXpresso SDK API Reference Manual

base	WDOG peripheral base address
------	------------------------------

## 4.0.32.5.14 void WDOG\_Refresh ( WDOG\_Type \* base )

This function feeds the WDOG. This function should be called before the WDOG timer is in timeout. Otherwise, a reset is asserted.

### Parameters

base	WDOG peripheral base address
------	------------------------------

## 4.0.33 Debug Console

### 4.0.33.1 Overview

This chapter describes the programming interface of the debug console driver.

The debug console enables debug log messages to be output via the specified peripheral with frequency of the peripheral source clock and base address at the specified baud rate. Additionally, it provides input and output functions to scan and print formatted data. The below picture shows the laylout of debug console.




Figure 2: Debug console overview

### 4.0.33.2 Function groups

### 4.0.33.2.1 Initialization

To initialize the debug console, call the DbgConsole\_Init() function with these parameters. This function automatically enables the module and the clock.

Select the supported debug console hardware device type, such as

```
typedef enum _serial_port_type
{
    kSerialPort_Uart = 1U,
    kSerialPort_UsbCdc,
    kSerialPort_Swo,
    kSerialPort_UsbCdcVirtual,
} serial_port_type_t;
```

After the initialization is successful, stdout and stdin are connected to the selected peripheral.

This example shows how to call the <a href="DbgConsole\_Init">DbgConsole\_Init</a>() given the user configuration structure.

DbgConsole\_Init(BOARD\_DEBUG\_UART\_INSTANCE, BOARD\_DEBUG\_UART\_BAUDRATE, BOARD\_DEBUG\_UART\_TYPE, BOARD\_DEBUG\_UART\_CLK\_FREQ);

### 4.0.33.2.2 Advanced Feature

The debug console provides input and output functions to scan and print formatted data.

• Support a format specifier for PRINTF following this prototype " %[flags][width][.precision][length]specifier", which is explained below

flags	Description
-	Left-justified within the given field width. Right-justified is the default.
+	Forces to precede the result with a plus or minus sign (+ or -) even for positive numbers. By default, only negative numbers are preceded with a - sign.
(space)	If no sign is written, a blank space is inserted before the value.
#	Used with 0, x, or X specifiers the value is preceded with 0, 0x, or 0X respectively for values other than zero. Used with e, E and f, it forces the written output to contain a decimal point even if no digits would follow. By default, if no digits follow, no decimal point is written. Used with g or G the result is the same as with e or E but trailing zeros are not removed.
0	Left-pads the number with zeroes (0) instead of spaces, where padding is specified (see width subspecifier).

Width	Description
(number)	A minimum number of characters to be printed. If the value to be printed is shorter than this number, the result is padded with blank spaces. The value is not truncated even if the result is larger.
*	The width is not specified in the format string, but as an additional integer value argument preceding the argument that has to be formatted.

MCUXpresso SDK API Reference Manual

.precision	Description
.number	For integer specifiers (d, i, o, u, x, X) precision specifies the minimum number of digits to be written. If the value to be written is shorter than this number, the result is padded with leading zeros. The value is not truncated even if the result is longer. A precision of 0 means that no character is written for the value 0. For e, E, and f specifiers this is the number of digits to be printed after the decimal point. For g and G specifiers This is the maximum number of significant digits to be printed. For s this is the maximum number of characters to be printed. By default, all characters are printed until the ending null character is encountered. For c type it has no effect. When no precision is specified, the default is 1. If the period is specified without an explicit value for precision, 0 is assumed.
.*	The precision is not specified in the format string, but as an additional integer value argument preceding the argument that has to be formatted.

length	Description
Do not support	

specifier	Description
d or i	Signed decimal integer
f	Decimal floating point
F	Decimal floating point capital letters
X	Unsigned hexadecimal integer
X	Unsigned hexadecimal integer capital letters
0	Signed octal
b	Binary value
p	Pointer address
u	Unsigned decimal integer
С	Character
s	String of characters
n	Nothing printed

MCUXpresso SDK API Reference Manual

• Support a format specifier for SCANF following this prototype " %[\*][width][length]specifier", which is explained below

\* Description

An optional starting asterisk indicates that the data is to be read from the stream but ignored. In other words, it is not stored in the corresponding argument.

width	Description	
This specifies the maximum number of characters to be read in the current reading operation.		

length	Description
hh	The argument is interpreted as a signed character or unsigned character (only applies to integer specifiers: i, d, o, u, x, and X).
h	The argument is interpreted as a short integer or unsigned short integer (only applies to integer specifiers: i, d, o, u, x, and X).
1	The argument is interpreted as a long integer or unsigned long integer for integer specifiers (i, d, o, u, x, and X) and as a wide character or wide character string for specifiers c and s.
11	The argument is interpreted as a long long integer or unsigned long long integer for integer specifiers (i, d, o, u, x, and X) and as a wide character or wide character string for specifiers c and s.
L	The argument is interpreted as a long double (only applies to floating point specifiers: e, E, f, g, and G).
j or z or t	Not supported

specifier	<b>Qualifying Input</b>	Type of argument
c	Single character: Reads the next	char *
	character. If a width different	
	from 1 is specified, the function	
	reads width characters and stores	
	them in the successive locations	
	of the array passed as argument.	
	No null character is appended at	
	the end.	

MCUXpresso SDK API Reference Manual

specifier	Qualifying Input	Type of argument
i	Integer: : Number optionally preceded with a + or - sign	int *
d	Decimal integer: Number optionally preceded with a + or - sign	int *
a, A, e, E, f, F, g, G	Floating point: Decimal number containing a decimal point, optionally preceded by a + or - sign and optionally followed by the e or E character and a decimal number. Two examples of valid entries are -732.103 and 7.12e4	float *
0	Octal Integer:	int *
S	String of characters. This reads subsequent characters until a white space is found (white space characters are considered to be blank, newline, and tab).	char *
u	Unsigned decimal integer.	unsigned int *

The debug console has its own printf/scanf/putchar/getchar functions which are defined in the header file.

```
int DbgConsole_Printf(const char *fmt_s, ...);
int DbgConsole_Putchar(int ch);
int DbgConsole_Scanf(char *fmt_ptr, ...);
int DbgConsole_Getchar(void);
```

This utility supports selecting toolchain's printf/scanf or the MCUXpresso SDK printf/scanf.

```
#if SDK_DEBUGCONSOLE == DEBUGCONSOLE_DISABLE /* Disable debug console */
#define PRINTF
#define SCANF
#define PUTCHAR
#define GETCHAR
#elif SDK_DEBUGCONSOLE == DEBUGCONSOLE_REDIRECT_TO_SDK /* Select printf, scanf, putchar, getchar of SDK
      version. */
#define PRINTF DbgConsole_Printf
#define SCANF DbgConsole_Scanf
#define PUTCHAR DbgConsole_Putchar
#define GETCHAR DbgConsole_Getchar
#elif SDK_DEBUGCONSOLE == DEBUGCONSOLE_REDIRECT_TO_TOOLCHAIN /* Select printf, scanf, putchar, getchar of
      toolchain. */
#define PRINTF printf
#define SCANF scanf
#define PUTCHAR putchar
#define GETCHAR getchar
#endif /* SDK_DEBUGCONSOLE */
```

MCUXpresso SDK API Reference Manual

**NOTE:** The macro SDK\_DEBUGCONSOLE\_UART is use to decide whether provide low level IO implementation to toolchain printf and scanf. For example, within MCUXpresso, if the macro SDK\_DEBUGCONSOLE\_UART is defined, **sys\_write and \_\_sys\_readc will be used when \_\_REDLIB** is defined; \_write and \_read will be used in other cases. If the macro SDK\_DEBUGCONSOLE\_UART is not defined, the semihosting will be used.

### 4.0.33.3 Typical use case

### Some examples use the PUTCHAR & GETCHAR function

```
ch = GETCHAR();
PUTCHAR(ch);
```

### Some examples use the PRINTF function

Statement prints the string format.

```
PRINTF("%s %s\r\n", "Hello", "world!");
```

Statement prints the hexadecimal format/

```
PRINTF("0x%02X hexadecimal number equivalents 255", 255);
```

Statement prints the decimal floating point and unsigned decimal.

```
PRINTF("Execution timer: %s\n\rTime: %u ticks %2.5f milliseconds\n\rDONE\n\r", "1 day", 86400, 86.4);
```

#### Some examples use the SCANF function

```
PRINTF("Enter a decimal number: ");
SCANF("%d", &i);
PRINTF("\r\nYou have entered %d.\r\n", i, i);
PRINTF("Enter a hexadecimal number: ");
SCANF("%x", &i);
PRINTF("\r\nYou have entered 0x%X (%d).\r\n", i, i);
```

### Print out failure messages using MCUXpresso SDK \_\_assert\_func:

```
void __assert_func(const char *file, int line, const char *func, const char *failedExpr)
{
    PRINTF("ASSERT ERROR \" %s \": file \"%s\" Line \"%d\" function name \"%s\" \n", failedExpr, file
    , line, func);
    for (;;)
    {}
}
```

MCUXpresso SDK API Reference Manual

### Note:

To use 'printf' and 'scanf' for GNUC Base, add file 'fsl\_sbrk.c' in path: ..\{package}\devices\{subset}\utilities\fsl\_sbrk.c to your project.

#### **Modules**

- SWO
- Semihosting

### **Macros**

• #define DEBUGCONSOLE\_REDIRECT\_TO\_TOOLCHAIN 0U

Definition select redirect toolchain printf, scanf to uart or not.

#define DEBUGCONSOLE\_REDIRECT\_TO\_SDK 1U

Select SDK version printf, scanf.

#define DEBUGCONSOLE\_DISABLE 2U

Disable debugconsole function.

#define SDK DEBUGCONSOLE 1U

Definition to select sdk or toolchain printf, scanf.

#define PRINTF DbgConsole\_Printf

Definition to select redirect toolchain printf, scanf to uart or not.

## **Typedefs**

• typedef void(\* printfCb )(char \*buf, int32\_t \*indicator, char val, int len)

A function pointer which is used when format printf log.

### **Functions**

- int StrFormatPrintf (const char \*fmt, va\_list ap, char \*buf, printfCb cb)

  This function outputs its parameters according to a formatted string.
- int StrFormatScanf (const char \*line\_ptr, char \*format, va\_list args\_ptr)

  Converts an input line of ASCII characters based upon a provided string format.

### **Variables**

• serial\_handle\_t g\_serialHandle serial manager handle

### Initialization

status\_t DbgConsole\_Init (uint8\_t instance, uint32\_t baudRate, serial\_port\_type\_t device, uint32\_t clkSrcFreq)

*Initializes the peripheral used for debug messages.* 

status\_t DbgConsole\_Deinit (void)

### MCUXpresso SDK API Reference Manual

De-initializes the peripheral used for debug messages.

• int DbgConsole\_Printf (const char \*formatString,...)

Writes formatted output to the standard output stream.

• int DbgConsole\_Putchar (int ch)

Writes a character to stdout.

• int DbgConsole\_Scanf (char \*formatString,...)

Reads formatted data from the standard input stream.

• int DbgConsole\_Getchar (void)

Reads a character from standard input.

• int DbgConsole\_BlockingPrintf (const char \*formatString,...)

Writes formatted output to the standard output stream with the blocking mode.

• status\_t DbgConsole\_Flush (void)

Debug console flush.

### 4.0.33.4 Macro Definition Documentation

### 4.0.33.4.1 #define DEBUGCONSOLE\_REDIRECT\_TO\_TOOLCHAIN 0U

Select toolchain printf and scanf.

### 4.0.33.4.2 #define DEBUGCONSOLE REDIRECT TO SDK 1U

### 4.0.33.4.3 #define DEBUGCONSOLE\_DISABLE 2U

### 4.0.33.4.4 #define SDK\_DEBUGCONSOLE 1U

The macro only support to be redefined in project setting.

### 4.0.33.4.5 #define PRINTF DbgConsole\_Printf

if SDK\_DEBUGCONSOLE defined to 0,it represents select toolchain printf, scanf. if SDK\_DEBUGCONSOLE defined to 1,it represents select SDK version printf, scanf. if SDK\_DEBUGCONSOLE defined to 2,it represents disable debugconsole function.

#### 4.0.33.5 Function Documentation

## 4.0.33.5.1 status\_t DbgConsole\_Init ( uint8\_t *instance*, uint32\_t *baudRate*, serial\_port\_type\_t *device*, uint32\_t *clkSrcFreq* )

Call this function to enable debug log messages to be output via the specified peripheral initialized by the serial manager module. After this function has returned, stdout and stdin are connected to the selected peripheral.

instance	The instance of the module.
baudRate	The desired baud rate in bits per second.
device	Low level device type for the debug console, can be one of the following.  • kSerialPort_Uart,  • kSerialPort_UsbCdc  • kSerialPort_UsbCdcVirtual.
clkSrcFreq	Frequency of peripheral source clock.

#### Returns

Indicates whether initialization was successful or not.

#### Return values

kStatus_Success	Execution successfully
-----------------	------------------------

# 4.0.33.5.2 status\_t DbgConsole\_Deinit ( void )

Call this function to disable debug log messages to be output via the specified peripheral initialized by the serial manager module.

#### Returns

Indicates whether de-initialization was successful or not.

# 4.0.33.5.3 int DbgConsole\_Printf ( const char \* formatString, ... )

Call this function to write a formatted output to the standard output stream.

# **Parameters**

formatString	Format control string.
--------------	------------------------

#### Returns

Returns the number of characters printed or a negative value if an error occurs.

# 4.0.33.5.4 int DbgConsole\_Putchar (int ch)

Call this function to write a character to stdout.

# **MCUXpresso SDK API Reference Manual**

ch Character to be written.

#### Returns

Returns the character written.

# 4.0.33.5.5 int DbgConsole\_Scanf ( char \* formatString, ... )

Call this function to read formatted data from the standard input stream.

#### Note

Due the limitation in the BM OSA environment (CPU is blocked in the function, other tasks will not be scheduled), the function cannot be used when the DEBUG\_CONSOLE\_TRANSFER\_NON\_B-LOCKING is set in the BM OSA environment. And an error is returned when the function called in this case. The suggestion is that polling the non-blocking function DbgConsole\_TryGetchar to get the input char.

#### **Parameters**

formatString	Format control string.
Joinnaisiring	Tornat Control string.

#### Returns

Returns the number of fields successfully converted and assigned.

#### 4.0.33.5.6 int DbgConsole Getchar (void)

Call this function to read a character from standard input.

#### Note

Due the limitation in the BM OSA environment (CPU is blocked in the function, other tasks will not be scheduled), the function cannot be used when the DEBUG\_CONSOLE\_TRANSFER\_NON\_B-LOCKING is set in the BM OSA environment. And an error is returned when the function called in this case. The suggestion is that polling the non-blocking function DbgConsole\_TryGetchar to get the input char.

#### Returns

Returns the character read.

# 4.0.33.5.7 int DbqConsole BlockingPrintf (const char \* formatString, ...)

Call this function to write a formatted output to the standard output stream with the blocking mode. The function will send data with blocking mode no matter the DEBUG\_CONSOLE\_TRANSFER\_NON\_BL-OCKING set or not. The function could be used in system ISR mode with DEBUG CONSOLE TRAN-SFER NON BLOCKING set.

#### **Parameters**

formatString	Format control string.
--------------	------------------------

#### Returns

Returns the number of characters printed or a negative value if an error occurs.

# 4.0.33.5.8 status\_t DbgConsole\_Flush ( void )

Call this function to wait the tx buffer empty. If interrupt transfer is using, make sure the global IRQ is enable before call this function This function should be called when 1, before enter power down mode 2, log is required to print to terminal immediately

#### Returns

Indicates whether wait idle was successful or not.

# 4.0.33.5.9 int StrFormatPrintf ( const char \* fmt, va\_list ap, char \* buf, printfCb cb )

Note

I/O is performed by calling given function pointer using following (\*func\_ptr)(c);

#### **Parameters**

in	fmt	Format string for printf.
in	ар	Arguments to printf.
in	buf	pointer to the buffer

	cb	print callbck function pointer
--	----	--------------------------------

# Returns

Number of characters to be print

# 4.0.33.5.10 int StrFormatScanf ( const char \* line\_ptr, char \* format, va\_list args\_ptr )

#### Parameters

in	line_ptr	The input line of ASCII data.
in	format	Format first points to the format string.
in	args_ptr	The list of parameters.

# Returns

Number of input items converted and assigned.

# Return values

IO_EOF	When line_ptr is empty string "".

# 4.0.34 Semihosting

Semihosting is a mechanism for ARM targets to communicate input/output requests from application code to a host computer running a debugger. This mechanism can be used, for example, to enable functions in the C library, such as printf() and scanf(), to use the screen and keyboard of the host rather than having a screen and keyboard on the target system.

# 4.0.34.1 Guide Semihosting for IAR

**NOTE:** After the setting both "printf" and "scanf" are available for debugging, if you want use PRINTF with semihosting, please make sure the SDK\_DEBUGCONSOLE is disabled.

### Step 1: Setting up the environment

- 1. To set debugger options, choose Project>Options. In the Debugger category, click the Setup tab.
- 2. Select Run to main and click OK. This ensures that the debug session starts by running the main function.
- 3. The project is now ready to be built.

# Step 2: Building the project

- 1. Compile and link the project by choosing Project>Make or F7.
- 2. Alternatively, click the Make button on the tool bar. The Make command compiles and links those files that have been modified.

#### Step 3: Starting semihosting

- 1. Choose "Semihosting\_IAR" project -> "Options" -> "Debugger" -> "J-Link/J-Trace".
- 2. Choose tab "J-Link/J-Trace" -> "Connection" tab -> "SWD".
- 3. Choose tab "General Options" -> "Library Configurations", select Semihosted, select Via semihosting.
- 1. Make sure the SDK\_DEBUGCONSOLE\_UART is not defined, remove the default definition in fsl\_debug\_console.h.
- 1. Start the project by choosing Project>Download and Debug.
- 2. Choose View>Terminal I/O to display the output from the I/O operations.

#### 4.0.34.2 Guide Semihosting for Keil µVision

**NOTE:** Semihosting is not support by MDK-ARM, use the retargeting functionality of MDK-ARM instead.

# 4.0.34.3 Guide Semihosting for MCUXpresso IDE

# Step 1: Setting up the environment

- 1. To set debugger options, choose Project>Properties. select the setting category.
- 2. Select Tool Settings, unfold MCU C Compile.
- 3. Select Preprocessor item.
- 4. Set SDK\_DEBUGCONSOLE=0, if set SDK\_DEBUGCONSOLE=1, the log will be redirect to the UART.

### Step 2: Building the project

1. Compile and link the project.

#### Step 3: Starting semihosting

- 1. Download and debug the project.
- 2. When the project runs successfully, the result can be seen in the Console window.

Semihosting can also be selected through the "Quick settings" menu in the left bottom window, Quick settings->SDK Debug Console->Semihost console.

# 4.0.34.4 Guide Semihosting for ARMGCC

# Step 1: Setting up the environment

- 1. Turn on "J-LINK GDB Server" -> Select suitable "Target device" -> "OK".
- 2. Turn on "PuTTY". Set up as follows.
  - "Host Name (or IP address)": localhost
  - "Port":2333
  - "Connection type" : Telet.
  - Click "Open".
- 3. Increase "Heap/Stack" for GCC to 0x2000:

#### Add to "CMakeLists.txt"

SET(CMAKE\_EXE\_LINKER\_FLAGS\_RELEASE "\${CMAKE\_EXE\_LINKER\_FLAGS\_RELEASE}} --defsym=\_\_stack\_size\_\_=0x2000")

SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG} -- defsym=\_\_stack\_size\_\_=0x2000")

SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG} -- defsym=\_\_heap\_size\_\_=0x2000")

SET(CMAKE\_EXE\_LINKER\_FLAGS\_RELEASE "\${CMAKE\_EXE\_LINKER\_FLAGS\_RELEASE}} --defsym=\_\_heap\_size\_\_=0x2000")

### Step 2: Building the project

1. Change "CMakeLists.txt":

**Change** "SET(CMAKE\_EXE\_LINKER\_FLAGS\_RELEASE "\${CMAKE\_EXE\_LINKER\_FLAGS\_RELEASE} -specs=nano.specs")"

to "SET(CMAKE\_EXE\_LINKER\_FLAGS\_RELEASE "\${CMAKE\_EXE\_LINKER\_FLAGS\_R-ELEASE} -specs=rdimon.specs")"

### Replace paragraph

SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBU-G}} -fno-common")

SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBU-

G} -ffunction-sections")
SET(CMAKE EXELINKER FLAGS DEBLIG "\${CMAKE EXELINKER FLAGS DEBLIG"}

SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBUGG}} -fdata-sections")

SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBU-

G} -ffreestanding")
SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBU-

G} -fno-builtin")
SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBU-

G} -mthumb")
SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG

"\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBU-

G} -mapcs")

SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBU-

G} -Xlinker")

SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBU-

G} --gc-sections")

SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBU-

G} -Xlinker")

SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBU-

G} -static")

SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBU-

G} -Xlinker")

SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBU-

G} -z")

SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBU-

G} -Xlinker")

SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBU-

G} muldefs")

#### To

SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBU-G} --specs=rdimon.specs")

#### Remove

target\_link\_libraries(semihosting\_ARMGCC.elf debug nosys)

2. Run "build\_debug.bat" to build project

# Step 3: Starting semihosting

(a) Download the image and set as follows.

```
cd D:\mcu-sdk-2.0-origin\boards\twrk64f120m\driver_examples\semihosting\armgcc\debug
d:
C:\PROGRA~2\GNUTOO~1\4BD65~1.920\bin\arm-none-eabi-gdb.exe
target remote localhost:2331
monitor reset
monitor semihosting enable
monitor semihosting thumbSWI 0xAB
monitor semihosting IOClient 1
monitor flash device = MK64FN1M0xxx12
load semihosting_ARMGCC.elf
monitor reg pc = (0x00000004)
monitor reg sp = (0x000000000)
continue
```

(b) After the setting, press "enter". The PuTTY window now shows the printf() output.

#### 4.0.35 SWO

Serial wire output is a mechanism for ARM targets to output signal from core through a single pin. Some IDEs also support SWO, such IAR and KEIL, both input and output are supported, see below for details.

#### 4.0.35.1 Guide SWO for SDK

**NOTE:** After the setting both "printf" and "PRINTF" are available for debugging, JlinkSWOViewer can be used to capture the output log.

#### Step 1: Setting up the environment

- 1. Define SERIAL\_PORT\_TYPE\_SWO in your project settings.
- 2. Prepare code, the port and baudrate can be decided by application, clkSrcFreq should be mcu core clock frequency:

```
DbgConsole_Init(instance, baudRate, kSerialPort_Swo, clkSrcFreq);
```

3. Use PRINTF or printf to print some thing in application.

# Step 2: Building the project

#### Step 3: Download and run project

#### 4.0.35.2 Guide SWO for IAR

**NOTE:** After the setting both "printf" and "scanf" are available for debugging.

#### Step 1: Setting up the environment

- 1. Choose project -> "Options" -> "Debugger" -> "J-Link/J-Trace".
- 2. Choose tab "J-Link/J-Trace" -> "Connection" tab -> "SWD".
- 3. Choose tab "General Options" -> "Library Configurations", select Semihosted, select Via SWO.
- 4. To configure the hardware's generation of trace data, click the SWO Configuration button available in the SWO Configuration dialog box. The value of the CPU clock option must reflect the frequency of the CPU clock speed at which the application executes. Note also that the settings you make are preserved between debug sessions. To decrease the amount of transmissions on the communication channel, you can disable the Timestamp option. Alternatively, set a lower rate for PC Sampling or use a higher SWO clock frequency.
- 5. Open the SWO Trace window from J-LINK, and click the Activate button to enable trace data collection.
- 6. There are three cases for this SDK\_DEBUGCONSOLE\_UART whether or not defined. a: if use uppercase PRINTF to output log, The SDK\_DEBUGCONSOLE\_UART defined or not defined will not effect debug function. b: if use lowercase printf to output log and defined SDK\_DEBUGCONSOLE\_UART to zero, then debug function ok. c: if use lowercase printf to output log and defined SDK\_DEBUGCONSOLE\_UART to one, then debug function ok.

MCUXpresso SDK API Reference Manual

**NOTE:** Case a or c only apply at example which enable swo function, the SDK\_DEBUGCONSOLE\_U-ART definition in fsl\_debug\_console.h. For case a and c, Do and not do the above third step will be not affect function.

1. Start the project by choosing Project>Download and Debug.

# Step 2: Building the project

#### Step 3: Starting swo

- 1. Download and debug application.
- 2. Choose View -> Terminal I/O to display the output from the I/O operations.
- 3. Run application.

# 4.0.35.3 Guide SWO for Keil μVision

**NOTE:** After the setting both "printf" and "scanf" are available for debugging.

# Step 1: Setting up the environment

There are three cases for this SDK\_DEBUGCONSOLE\_UART whether or not defined. a: if use
uppercase PRINTF to output log, the SDK\_DEBUGCONSOLE\_UART definition does not affect the
functionality and skip the second step directly. b: if use lowercase printf to output log and defined
SDK\_DEBUGCONSOLE\_UART to zero, then start the second step. c: if use lowercase printf to
output log and defined SDK\_DEBUGCONSOLE\_UART to one, then skip the second step directly.

**NOTE:** Case a or c only apply at example which enable swo function, the SDK\_DEBUGCONSOLE\_U-ART definition in fsl\_debug\_console.h.

- 1. In menu bar, click Management Run-Time Environment icon, select Compiler, unfold I/O, enable STDERR/STDIN/STDOUT and set the variant to ITM.
- 2. Open Project>Options for target or using Alt+F7 or click.
- 3. Select "Debug" tab, select "J-Link/J-Trace Cortex" and click "Setting button".
- 4. Select "Debug" tab and choose Port:SW, then select "Trace" tab, choose "Enable" and click O-K, please make sure the Core clock is set correctly, enable autodetect max SWO clk, enable ITM Stimulus Ports 0.

# Step 3: Building the project

1. Compile and link the project by choosing Project>Build Target or using F7.

# Step 4: Run the project

- 1. Choose "Debug" on menu bar or Ctrl F5.
- 2. In menu bar, choose "Serial Window" and click to "Debug (printf) Viewer".
- 3. Run line by line to see result in Console Window.

# 4.0.35.4 Guide SWO for MCUXpresso IDE

**NOTE:** MCUX support SWO for LPC-Link2 debug probe only.

# 4.0.35.5 Guide SWO for ARMGCC

**NOTE:** ARMGCC has no library support SWO.

# 4.0.36 Serial Manager

#### 4.0.36.1 Overview

This chapter describes the programming interface of the serial manager component.

The serial manager component provides a series of APIs to operate different serial port types. The port types it supports are UART, USB CDC and SWO.

#### **Modules**

- Serial Port SWO
- Serial Port USB
- Serial Port Uart
- Serial Port Virtual USB

#### **Data Structures**

- struct serial\_manager\_config\_t

  serial manager config structure More...
- struct serial\_manager\_callback\_message\_t Callback message structure. More...

### **Macros**

- #define SERIAL PORT TYPE UART (0U)
  - Enable or disable uart port (1 enable, 0 disable)
- #define SERIAL\_PORT\_TYPE\_USBCDC (0U)
  - Enable or disable USB CDC port (1 enable, 0 disable)
- #define SERIAL\_PORT\_TYPE\_SWO (0U)
  - Enable or disable SWO port (1 enable, 0 disable)
- #define SERIAL\_PORT\_TYPE\_USBCDC\_VIRTUAL (0U)
  - Enable or disable USB CDC virtual port (1 enable, 0 disable)
- #define SERIAL\_MANAGER\_WRITE\_HANDLE\_SIZE (4U)
  - Set serial manager write handle size.
- #define SERIAL\_MANAGER\_HANDLE\_SIZE (SERIAL\_MANAGER\_HANDLE\_SIZE\_TEMP + 12U)

SERIAL\_PORT\_UART\_HANDLE\_SIZE/SERIAL\_PORT\_USB\_CDC\_HANDLE\_SIZE + serial manager dedicated size.

#### **Typedefs**

typedef void(\* serial\_manager\_callback\_t )(void \*callbackParam, serial\_manager\_callback\_message\_t \*message, serial\_manager\_status\_t status)
callback function

#### **Enumerations**

```
• enum serial port type t {
 kSerialPort Uart = 1U,
 kSerialPort_UsbCdc,
 kSerialPort Swo.
 kSerialPort UsbCdcVirtual }
    serial port type
enum serial_manager_status_t {
 kStatus_SerialManager_Success = kStatus_Success,
 kStatus SerialManager Error = MAKE STATUS(kStatusGroup SERIALMANAGER, 1),
 kStatus SerialManager Busy = MAKE STATUS(kStatusGroup SERIALMANAGER, 2),
 kStatus_SerialManager_Notify = MAKE_STATUS(kStatusGroup_SERIALMANAGER, 3),
 kStatus SerialManager Canceled,
 kStatus SerialManager HandleConflict = MAKE STATUS(kStatusGroup SERIALMANAGER,
 5),
 kStatus_SerialManager_RingBufferOverflow }
    serial manager error code
```

#### **Functions**

- serial\_manager\_status\_t SerialManager\_Init (serial\_handle\_t serialHandle, serial\_manager\_config\_t \*config)
  - Initializes a serial manager module with the serial manager handle and the user configuration structure.
- serial\_manager\_status\_t SerialManager\_Deinit (serial\_handle\_t serialHandle)

De-initializes the serial manager module instance.

- serial\_manager\_status\_t SerialManager\_OpenWriteHandle (serial\_handle\_t serialHandle, serial\_write handle t writeHandle)
  - *Opens a writing handle for the serial manager module.*
- serial\_manager\_status\_t SerialManager\_CloseWriteHandle (serial\_write\_handle\_t writeHandle) Closes a writing handle for the serial manager module.
- serial\_manager\_status\_t SerialManager\_OpenReadHandle (serial\_handle\_t serialHandle, serial\_read\_handle\_t readHandle)

*Opens a reading handle for the serial manager module.* 

- serial\_manager\_status\_t SerialManager\_CloseReadHandle (serial\_read\_handle\_t readHandle) Closes a reading for the serial manager module.
- serial\_manager\_status\_t SerialManager\_WriteBlocking (serial\_write\_handle\_t writeHandle, uint8-\_t \*buffer, uint32\_t length)

Transmits data with the blocking mode.

• serial\_manager\_status\_t SerialManager\_ReadBlocking (serial\_read\_handle\_t readHandle, uint8\_t \*buffer, uint32\_t length)

Reads data with the blocking mode.

- serial\_manager\_status\_t SerialManager\_EnterLowpower (serial\_handle\_t serialHandle)
  - Prepares to enter low power consumption.
- serial\_manager\_status\_t SerialManager\_ExitLowpower (serial\_handle\_t serialHandle)

  \*Restores from low power consumption.

MCUXpresso SDK API Reference Manual

#### 4.0.36.2 Data Structure Documentation

# 4.0.36.2.1 struct serial\_manager\_config\_t

#### **Data Fields**

• uint8\_t \* ringBuffer

Ring buffer address, it is used to buffer data received by the hardware.

• uint32\_t ringBufferSize

The size of the ring buffer.

serial\_port\_type\_t type

Serial port type.

void \* portConfig

Serial port configuration.

#### 4.0.36.2.1.1 Field Documentation

# 4.0.36.2.1.1.1 uint8 t\* serial manager config t::ringBuffer

Besides, the memory space cannot be free during the lifetime of the serial manager module.

# 4.0.36.2.2 struct serial\_manager\_callback\_message\_t

### **Data Fields**

• uint8 t \* buffer

Transferred buffer.

• uint32\_t length

Transferred data length.

# 4.0.36.3 Enumeration Type Documentation

# 4.0.36.3.1 enum serial\_port\_type\_t

# Enumerator

**kSerialPort\_Uart** Serial port UART.

kSerialPort\_UsbCdc Serial port USB CDC.

kSerialPort\_Swo Serial port SWO.

kSerialPort\_UsbCdcVirtual Serial port USB CDC Virtual.

#### 4.0.36.3.2 enum serial\_manager\_status\_t

#### Enumerator

kStatus\_SerialManager\_Success Success. kStatus\_SerialManager\_Error Failed.

#### MCUXpresso SDK API Reference Manual

```
kStatus_SerialManager_Busy Busy.
kStatus_SerialManager_Notify Ring buffer is not empty.
kStatus_SerialManager_Canceled the non-blocking request is canceled
kStatus_SerialManager_HandleConflict The handle is opened.
kStatus_SerialManager_RingBufferOverflow The ring buffer is overflowed.
```

#### 4.0.36.4 Function Documentation

```
4.0.36.4.1 serial_manager_status_t SerialManager_Init ( serial_handle_t serialHandle, serial_manager_config_t * config )
```

This function configures the Serial Manager module with user-defined settings. The user can configure the configuration structure. The parameter serialHandle is a pointer to point to a memory space of size SERIAL\_MANAGER\_HANDLE\_SIZE allocated by the caller. The Serial Manager module supports two types of serial port, UART (includes UART, USART, LPSCI, LPUART, etc) and USB CDC. Please refer to serial\_port\_type\_t for serial port setting. These two types can be set by using serial\_manager\_config\_t.

Example below shows how to use this API to configure the Serial Manager. For UART,

```
#define SERIAL_MANAGER_RING_BUFFER_SIZE
static uint32_t s_serialHandleBuffer[((SERIAL_MANAGER_HANDLE_SIZE + sizeof(
 uint32_t) - 1) / sizeof(uitn32_t))];
static serial_handle_t s_serialHandle = (serial_handle_t)&s_serialHandleBuffer[0];
static uint8_t s_ringBuffer[SERIAL_MANAGER_RING_BUFFER_SIZE];
serial_manager_config_t config;
serial_port_uart_config_t uartConfig;
config.type = kSerialPort_Uart;
config.ringBuffer = &s_ringBuffer[0];
config.ringBufferSize = SERIAL_MANAGER_RING_BUFFER_SIZE;
uartConfig.instance = 0;
uartConfig.clockRate = 24000000;
uartConfig.baudRate = 115200;
uartConfig.parityMode = kSerialManager_UartParityDisabled;
uartConfig.stopBitCount = kSerialManager_UartOneStopBit;
uartConfig.enableRx = 1;
uartConfig.enableTx = 1;
config.portConfig = &uartConfig;
SerialManager_Init(s_serialHandle, &config);
```

#### For USB CDC,

MCUXpresso SDK API Reference Manual

```
* config.portConfig = &usbCdcConfig;
* SerialManager_Init(s_serialHandle, &config);
```

serialHandle	Pointer to point to a memory space of size SERIAL_MANAGER_HANDLE_SIZE allocated by the caller. The handle should be 4 byte aligned, because unaligned access does not support on some devices.
config	Pointer to user-defined configuration structure.

#### Return values

kStatus_SerialManager Error	An error occurred.
kStatus_SerialManager Success	The Serial Manager module initialization succeed.

# 4.0.36.4.2 serial\_manager\_status\_t SerialManager\_Deinit ( serial\_handle\_t serialHandle )

This function de-initializes the serial manager module instance. If the opened writing or reading handle is not closed, the function will return kStatus\_SerialManager\_Busy.

#### **Parameters**

serialHandle	The serial manager module handle pointer.
--------------	---

#### Return values

kStatus_SerialManager Success	The serial manager de-initialization succeed.
kStatus_SerialManager Busy	Opened reading or writing handle is not closed.

# 4.0.36.4.3 serial\_manager\_status\_t SerialManager\_OpenWriteHandle ( serial\_handle\_t serialHandle, serial\_write\_handle\_t writeHandle )

This function Opens a writing handle for the serial manager module. If the serial manager needs to be used in different tasks, the task should open a dedicated write handle for itself by calling SerialManager\_OpenWriteHandle. Since there can only one buffer for transmission for the writing handle at the same time, multiple writing handles need to be opened when the multiple transmission is needed for a task.

serialHandle	The serial manager module handle pointer. The handle should be 4 byte aligned, because unaligned access does not support on some devices.
writeHandle	The serial manager module writing handle pointer. The handle should be 4 byte aligned, because unaligned access does not support on some devices.

#### Return values

kStatus_SerialManager Error	An error occurred.
kStatus_SerialManager HandleConflict	The writing handle was opened.
kStatus_SerialManager Success	The writing handle is opened.

Example below shows how to use this API to write data. For task 1,

#### For task 2,

# 4.0.36.4.4 serial\_manager\_status\_t SerialManager\_CloseWriteHandle ( serial\_write\_handle\_t writeHandle )

This function Closes a writing handle for the serial manager module.

writeHandle	The serial manager module writing handle pointer.
-------------	---

#### Return values

kStatus_SerialManager	The writing handle is closed.
Success	

# 4.0.36.4.5 serial\_manager\_status\_t SerialManager\_OpenReadHandle ( serial\_handle\_t serialHandle, serial\_read\_handle )

This function Opens a reading handle for the serial manager module. The reading handle can not be opened multiple at the same time. The error code kStatus\_SerialManager\_Busy would be returned when the previous reading handle is not closed. And There can only be one buffer for receiving for the reading handle at the same time.

#### **Parameters**

serialHandle	The serial manager module handle pointer. The handle should be 4 byte aligned, because unaligned access does not support on some devices.
readHandle	The serial manager module reading handle pointer. The handle should be 4 byte aligned, because unaligned access does not support on some devices.

#### Return values

kStatus_SerialManager Error	An error occurred.
kStatus_SerialManager Success	The reading handle is opened.
kStatus_SerialManager Busy	Previous reading handle is not closed.

Example below shows how to use this API to read data.

MCUXpresso SDK API Reference Manual

# 4.0.36.4.6 serial\_manager\_status\_t SerialManager\_CloseReadHandle ( serial\_read\_handle\_t readHandle )

This function Closes a reading for the serial manager module.

readHandle	The serial manager module reading handle pointer.
------------	---

#### Return values

kStatus_SerialManager	The reading handle is closed.
Success	

# 4.0.36.4.7 serial\_manager\_status\_t SerialManager\_WriteBlocking ( serial\_write\_handle\_t writeHandle, uint8 t \* buffer, uint32 t length )

This is a blocking function, which polls the sending queue, waits for the sending queue to be empty. This function sends data using an interrupt method. The interrupt of the hardware could not be disabled. And There can only one buffer for transmission for the writing handle at the same time.

#### Note

The function SerialManager\_WriteBlocking and the function #SerialManager\_WriteNonBlocking cannot be used at the same time. And, the function #SerialManager\_CancelWriting cannot be used to abort the transmission of this function.

#### **Parameters**

writeHandle	The serial manager module handle pointer.
buffer	Start address of the data to write.
length	Length of the data to write.

#### Return values

kStatus_SerialManager	Successfully sent all data.
Success	
kStatus_SerialManager Busy	Previous transmission still not finished; data not all sent yet.
kStatus_SerialManager Error	An error occurred.

# 4.0.36.4.8 serial\_manager\_status\_t SerialManager\_ReadBlocking ( serial\_read\_handle\_t readHandle, uint8 t \* buffer, uint32 t length )

This is a blocking function, which polls the receiving buffer, waits for the receiving buffer to be full. This function receives data using an interrupt method. The interrupt of the hardware could not be disabled. And

### MCUXpresso SDK API Reference Manual

There can only one buffer for receiving for the reading handle at the same time.

#### Note

The function SerialManager\_ReadBlocking and the function #SerialManager\_ReadNonBlocking cannot be used at the same time. And, the function #SerialManager\_CancelReading cannot be used to abort the transmission of this function.

#### **Parameters**

readHandle	The serial manager module handle pointer.
buffer	Start address of the data to store the received data.
length	The length of the data to be received.

#### Return values

kStatus_SerialManager Success	Successfully received all data.
kStatus_SerialManager Busy	Previous transmission still not finished; data not all received yet.
kStatus_SerialManager Error	An error occurred.

# 4.0.36.4.9 serial\_manager\_status\_t SerialManager\_EnterLowpower ( serial\_handle\_t serialHandle )

This function is used to prepare to enter low power consumption.

#### **Parameters**

serialHandle	The serial manager module handle pointer.

# Return values

kStatus_SerialManager	Successful operation.
Success	

# 4.0.36.4.10 serial\_manager\_status\_t SerialManager\_ExitLowpower ( serial\_handle\_t serialHandle )

This function is used to restore from low power consumption.

# **MCUXpresso SDK API Reference Manual**

serialHandle	The serial manager module handle pointer.
--------------	---

# Return values

kStatus_SerialManager	Successful operation.
Success	

# 4.0.37 Serial Port Uart

#### 4.0.37.1 Overview

#### **Data Structures**

struct serial\_port\_uart\_config\_t
 serial port uart config struct More...

#### **Macros**

• #define SERIAL\_PORT\_UART\_HANDLE\_SIZE (HAL\_UART\_HANDLE\_SIZE) serial port uart handle size

#### **Enumerations**

```
    enum serial_port_uart_parity_mode_t {
        kSerialManager_UartParityDisabled = 0x0U,
        kSerialManager_UartParityEven = 0x1U,
        kSerialManager_UartParityOdd = 0x2U }
        serial port uart parity mode
        enum serial_port_uart_stop_bit_count_t {
        kSerialManager_UartOneStopBit = 0U,
        kSerialManager_UartTwoStopBit = 1U }
        serial port uart stop bit count
```

#### 4.0.37.2 Data Structure Documentation

#### 4.0.37.2.1 struct serial port uart config t

#### **Data Fields**

• uint8\_t enableTx Enable TX.

```
    uint32_t clockRate
        clock rate
    uint32_t baudRate
        baud rate
    serial_port_uart_parity_mode_t parityMode
        Parity mode, disabled (default), even, odd.
    serial_port_uart_stop_bit_count_t stopBitCount
        Number of stop bits, 1 stop bit (default) or 2 stop bits.
    uint8_t instance
        Instance (0 - UARTO, 1 - UART1, ...), detail information please refer to the SOC corresponding RM.
    uint8_t enableRx
        Enable RX.
```

**MCUXpresso SDK API Reference Manual** 

#### 4.0.37.2.1.1 Field Documentation

4.0.37.2.1.1.1 uint8\_t serial\_port\_uart\_config\_t::instance

# 4.0.37.3 Enumeration Type Documentation

4.0.37.3.1 enum serial\_port\_uart\_parity\_mode\_t

#### Enumerator

kSerialManager\_UartParityDisabled Parity disabled.kSerialManager\_UartParityEven Parity even enabled.kSerialManager\_UartParityOdd Parity odd enabled.

# 4.0.37.3.2 enum serial\_port\_uart\_stop\_bit\_count\_t

#### Enumerator

kSerialManager\_UartOneStopBit One stop bit.kSerialManager\_UartTwoStopBit Two stop bits.

#### 4.0.38 Serial Port USB

#### 4.0.38.1 Overview

#### **Modules**

• USB Device Configuration

#### **Data Structures**

 struct serial\_port\_usb\_cdc\_config\_t serial port usb config struct More...

#### **Macros**

- #define SERIAL\_PORT\_USB\_CDC\_HANDLE\_SIZE (72) serial port usb handle size
- #define USB\_DEVICE\_INTERRUPT\_PRIORITY (3U)

  USB interrupt priority.

#### **Enumerations**

```
    enum serial_port_usb_cdc_controller_index_t {
        kSerialManager_UsbControllerKhci0 = 0U,
        kSerialManager_UsbControllerKhci1 = 1U,
        kSerialManager_UsbControllerEhci0 = 2U,
        kSerialManager_UsbControllerEhci1 = 3U,
        kSerialManager_UsbControllerLpcIp3511Fs0 = 4U,
        kSerialManager_UsbControllerLpcIp3511Fs1 = 5U,
        kSerialManager_UsbControllerLpcIp3511Hs0 = 6U,
        kSerialManager_UsbControllerLpcIp3511Hs1 = 7U,
        kSerialManager_UsbControllerOhci0 = 8U,
        kSerialManager_UsbControllerOhci1 = 9U,
        kSerialManager_UsbControllerIp3516Hs0 = 10U,
        kSerialManager_UsbControllerIp3516Hs1 = 11U }
        USB controller ID.
```

#### 4.0.38.2 Data Structure Documentation

# 4.0.38.2.1 struct serial\_port\_usb\_cdc\_config\_t

#### **Data Fields**

 serial\_port\_usb\_cdc\_controller\_index\_t controllerIndex controller index

# MCUXpresso SDK API Reference Manual

# 4.0.38.3 Enumeration Type Documentation

# 4.0.38.3.1 enum serial\_port\_usb\_cdc\_controller\_index\_t

#### Enumerator

kSerialManager\_UsbControllerKhci0 KHCI 0U.

**kSerialManager\_UsbControllerKhci1** KHCI 1U, Currently, there are no platforms which have two KHCI IPs, this is reserved to be used in the future.

kSerialManager\_UsbControllerEhci0 EHCI 0U.

**kSerialManager\_UsbControllerEhci1** EHCI 1U, Currently, there are no platforms which have two EHCI IPs, this is reserved to be used in the future.

kSerialManager\_UsbControllerLpcIp3511Fs0 LPC USB IP3511 FS controller 0.

**kSerialManager\_UsbControllerLpcIp3511Fs1** LPC USB IP3511 FS controller 1, there are no platforms which have two IP3511 IPs, this is reserved to be used in the future.

kSerialManager\_UsbControllerLpcIp3511Hs0 LPC USB IP3511 HS controller 0.

**kSerialManager\_UsbControllerLpcIp3511Hs1** LPC USB IP3511 HS controller 1, there are no platforms which have two IP3511 IPs, this is reserved to be used in the future.

kSerialManager\_UsbControllerOhci0 OHCI 0U.

**kSerialManager\_UsbControllerOhci1** OHCI 1U, Currently, there are no platforms which have two OHCI IPs, this is reserved to be used in the future.

kSerialManager\_UsbControllerIp3516Hs0 IP3516HS 0U.

**kSerialManager\_UsbControllerIp3516Hs1** IP3516HS 1U, Currently, there are no platforms which have two IP3516HS IPs, this is reserved to be used in the future.

# 4.0.39 USB Device Configuration

#### 4.0.39.1 Overview

#### **Macros**

• #define USB DEVICE CONFIG SELF POWER (1U)

Whether device is self power.

• #define USB\_DEVICE\_CONFIG\_ENDPOINTS (4U)

How many endpoints are supported in the stack.

• #define USB DEVICE CONFIG USE TASK (0U)

Whether the device task is enabled.

• #define USB DEVICE CONFIG MAX MESSAGES (8U)

How many the notification message are supported when the device task is enabled.

#define USB\_DEVICE\_CONFIG\_USB20\_TEST\_MODE (0U)

Whether test mode enabled.

• #define USB DEVICE\_CONFIG\_CV\_TEST (0U)

Whether device CV test is enabled.

• #define USB\_DEVICE\_CONFIG\_COMPLIANCE\_TEST (0U)

Whether device compliance test is enabled.

• #define USB\_DEVICE\_CONFIG\_KEEP\_ALIVE\_MODE (0U)

Whether the keep alive feature enabled.

• #define USB DEVICE CONFIG BUFFER PROPERTY CACHEABLE (0U)

Whether the transfer buffer is cache-enabled or not.

• #define USB DEVICE CONFIG LOW POWER MODE (0U)

Whether the low power mode is enabled or not.

• #define USB\_DEVICE\_CONFIG\_REMOTE\_WAKEUP (0U)

The device remote wakeup is unsupported.

• #define USB DEVICE CONFIG DETACH ENABLE (0U)

Whether the device detached feature is enabled or not.

• #define USB\_DEVICE\_CONFIG\_ERROR\_HANDLING (0U)

Whether handle the USB bus error.

• #define USB DEVICE CHARGER DETECT ENABLE (0U)

Whether the device charger detect feature is enabled or not.

### class instance define

• #define USB\_DEVICE\_CONFIG\_HID (0U)

HID instance count.

• #define USB DEVICE CONFIG CDC ACM (1U)

CDC ACM instance count.

• #define USB DEVICE\_CONFIG\_MSC (0U)

MSC instance count.

• #define USB\_DEVICE\_CONFIG\_AUDIO (0U)

Audio instance count.

• #define USB DEVICE CONFIG PHDC (0U)

PHDC instance count.

• #define USB\_DEVICE\_CONFIG\_VIDEO (0U)

Video instance count.

• #define USB\_DEVICE\_CONFIG\_CCID (0U)

CCID instance count.

- #define USB\_DEVICE\_CONFIG\_PRINTER (0U)
  - Printer instance count.
- #define USB\_DEVICE\_CONFIG\_DFU (0U)

DFU instance count.

#### 4.0.39.2 Macro Definition Documentation

# 4.0.39.2.1 #define USB\_DEVICE\_CONFIG\_SELF\_POWER (1U)

1U supported, 0U not supported

- 4.0.39.2.2 #define USB\_DEVICE\_CONFIG\_ENDPOINTS (4U)
- 4.0.39.2.3 #define USB\_DEVICE\_CONFIG\_USE\_TASK (0U)
- 4.0.39.2.4 #define USB DEVICE CONFIG MAX MESSAGES (8U)
- 4.0.39.2.5 #define USB DEVICE CONFIG USB20 TEST MODE (0U)
- 4.0.39.2.6 #define USB\_DEVICE\_CONFIG\_CV\_TEST (0U)
- 4.0.39.2.7 #define USB DEVICE CONFIG COMPLIANCE TEST (0U)

If the macro is enabled, the test mode and CV test macroes will be set.

- 4.0.39.2.8 #define USB DEVICE CONFIG KEEP ALIVE MODE (0U)
- 4.0.39.2.9 #define USB DEVICE CONFIG BUFFER PROPERTY CACHEABLE (0U)
- 4.0.39.2.10 #define USB DEVICE CONFIG LOW POWER MODE (0U)
- 4.0.39.2.11 #define USB DEVICE CONFIG REMOTE WAKEUP (0U)
- 4.0.39.2.12 #define USB DEVICE CONFIG DETACH ENABLE (0U)
- 4.0.39.2.13 #define USB DEVICE CONFIG ERROR HANDLING (0U)
- 4.0.39.2.14 #define USB DEVICE CHARGER DETECT ENABLE (0U)

# 4.0.40 Serial Port SWO

#### 4.0.40.1 Overview

#### **Data Structures**

• struct serial\_port\_swo\_config\_t serial port swo config struct More...

#### **Macros**

• #define SERIAL\_PORT\_SWO\_HANDLE\_SIZE (12U) serial port swo handle size

#### **Enumerations**

enum serial\_port\_swo\_protocol\_t {
 kSerialManager\_SwoProtocolManchester = 1U,
 kSerialManager\_SwoProtocolNrz = 2U }
 serial port swo protocol

#### 4.0.40.2 Data Structure Documentation

#### 4.0.40.2.1 struct serial port swo config t

#### **Data Fields**

- uint32\_t clockRate
  - clock rate
- uint32\_t baudRate

baud rate

• uint32\_t port

Port used to transfer data.

• serial\_port\_swo\_protocol\_t protocol SWO protocol.

# 4.0.40.3 Enumeration Type Documentation

# 4.0.40.3.1 enum serial\_port\_swo\_protocol\_t

#### Enumerator

kSerialManager\_SwoProtocolManchester SWO Manchester protocol.
kSerialManager\_SwoProtocolNrz SWO UART/NRZ protocol.

MCUXpresso SDK API Reference Manual

# 4.0.41 Serial Port Virtual USB

#### 4.0.41.1 Overview

This chapter describes how to redirect the serial manager stream to application CDC. The weak functions can be implemented by application to redirect the serial manager stream. The weak functions are following,

USB DeviceVcomInit - Initialize the cdc vcom.

USB\_DeviceVcomDeinit - De-initialize the cdc vcom.

USB\_DeviceVcomWrite - Write data with non-blocking mode. After data is sent, the installed TX callback should be called with the result.

USB\_DeviceVcomRead - Read data with non-blocking mode. After data is received, the installed RX callback should be called with the result.

USB\_DeviceVcomCancelWrite - Cancel write request.

USB\_DeviceVcomInstallTxCallback - Install TX callback.

USB DeviceVcomInstallRxCallback - Install RX callback.

USB DeviceVcomIsrFunction - The hardware ISR function.

#### **Data Structures**

• struct serial\_port\_usb\_cdc\_virtual\_config\_t serial port usb config struct More...

#### Macros

• #define SERIAL\_PORT\_USB\_VIRTUAL\_HANDLE\_SIZE (40U) serial port USB handle size

#### **Enumerations**

```
    enum serial_port_usb_cdc_virtual_controller_index_t {
        kSerialManager_UsbVirtualControllerKhci0 = 0U,
        kSerialManager_UsbVirtualControllerKhci1 = 1U,
        kSerialManager_UsbVirtualControllerEhci0 = 2U,
        kSerialManager_UsbVirtualControllerEhci1 = 3U,
        kSerialManager_UsbVirtualControllerLpcIp3511Fs0 = 4U,
        kSerialManager_UsbVirtualControllerLpcIp3511Fs1,
        kSerialManager_UsbVirtualControllerLpcIp3511Hs0 = 6U,
        kSerialManager_UsbVirtualControllerLpcIp3511Hs1,
        kSerialManager_UsbVirtualControllerOhci0 = 8U,
        kSerialManager_UsbVirtualControllerOhci1 = 9U,
        kSerialManager_UsbVirtualControllerIp3516Hs0 = 10U,
        kSerialManager_UsbVirtualControllerIp3516Hs1 = 11U }
        USB controller ID.
```

#### **Variables**

 serial\_port\_usb\_cdc\_virtual\_controller\_index\_t serial\_port\_usb\_cdc\_virtual\_config\_t::controller-Index

controller index

#### 4.0.41.2 Data Structure Documentation

#### 4.0.41.2.1 struct serial port usb cdc virtual config t

#### **Data Fields**

• serial\_port\_usb\_cdc\_virtual\_controller\_index\_t controllerIndex controller index

# 4.0.41.3 Enumeration Type Documentation

#### 4.0.41.3.1 enum serial\_port\_usb\_cdc\_virtual\_controller\_index\_t

#### Enumerator

kSerialManager UsbVirtualControllerKhci0 KHCI 0U.

**kSerialManager\_UsbVirtualControllerKhci1** KHCI 1U, Currently, there are no platforms which have two KHCI IPs, this is reserved to be used in the future.

kSerialManager UsbVirtualControllerEhci0 EHCI 0U.

**kSerialManager\_UsbVirtualControllerEhci1** EHCI 1U, Currently, there are no platforms which have two EHCI IPs, this is reserved to be used in the future.

kSerialManager\_UsbVirtualControllerLpcIp3511Fs0 LPC USB IP3511 FS controller 0.

#### MCUXpresso SDK API Reference Manual

**kSerialManager\_UsbVirtualControllerLpcIp3511Fs1** LPC USB IP3511 FS controller 1, there are no platforms which have two IP3511 IPs, this is reserved to be used in the future.

kSerialManager\_UsbVirtualControllerLpcIp3511Hs0 LPC USB IP3511 HS controller 0.

**kSerialManager\_UsbVirtualControllerLpcIp3511Hs1** LPC USB IP3511 HS controller 1, there are no platforms which have two IP3511 IPs, this is reserved to be used in the future.

kSerialManager\_UsbVirtualControllerOhci0 OHCI 0U.

**kSerialManager\_UsbVirtualControllerOhci1** OHCI 1U, Currently, there are no platforms which have two OHCI IPs, this is reserved to be used in the future.

kSerialManager UsbVirtualControllerIp3516Hs0 IP3516HS 0U.

**kSerialManager\_UsbVirtualControllerIp3516Hs1** IP3516HS 1U, Currently, there are no platforms which have two IP3516HS IPs, this is reserved to be used in the future.

# 4.0.42 Pdm edma

#### 4.0.42.1 Overview

#### **Data Structures**

- struct pdm edma transfer t PDM edma transfer. More...
- struct pdm\_edma\_handle\_t

PDM DMA transfer handle, users should not touch the content of the handle. More...

# **Typedefs**

• typedef void(\* pdm\_edma\_callback\_t)(PDM\_Type \*base, pdm\_edma\_handle\_t \*handle, status\_t status, void \*userData)

PDM eDMA transfer callback function for finish and error.

#### **Driver version**

 #define FSL\_PDM\_EDMA\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 0)) Version 2.0.0.

#### **PDM eDMA Transactional**

- void PDM TransferInstallEDMATCDMemory (pdm edma handle t \*handle, void \*tcdAddr, size-\_t tcdNum)
  - Install EDMA descriptor memory.
- void PDM TransferCreateHandleEDMA (PDM Type \*base, pdm edma handle t \*handle, pdm edma\_callback\_t callback, void \*userData, edma\_handle\_t \*dmaHandle)
- Initializes the PDM Rx eDMA handle. • void PDM\_TransferSetChannelConfigEDMA (PDM\_Type \*base, pdm\_edma\_handle\_t \*handle, uint32 t channel, const pdm channel config t \*config)
  - Configures the PDM channel.
- status t PDM TransferReceiveEDMA (PDM Type \*base, pdm edma handle t \*handle, pdm edma transfer t \*xfer)
  - Performs a non-blocking PDM receive using eDMA.
- void PDM TransferTerminateReceiveEDMA (PDM Type \*base, pdm edma handle t \*handle) Terminate all PDM receive.
- void PDM TransferAbortReceiveEDMA (PDM Type \*base, pdm edma handle t \*handle) Aborts a PDM receive using eDMA.
- status\_t PDM\_TransferGetReceiveCountEDMA (PDM\_Type \*base, pdm\_edma\_handle\_t \*handle, size t \*count)

Gets byte count received by PDM.

#### 4.0.42.2 Data Structure Documentation

# 4.0.42.2.1 struct pdm\_edma\_transfer\_t

#### **Data Fields**

• volatile uint8 t \* data

Data start address to transfer.

• volatile size t dataSize

Total Transfer bytes size.

• struct \_pdm\_edma\_transfer \* linkTransfer

linked transfer configurations

# 4.0.42.2.1.1 Field Documentation

4.0.42.2.1.1.1 volatile uint8\_t\* pdm\_edma\_transfer\_t::data

4.0.42.2.1.1.2 volatile size\_t pdm\_edma\_transfer\_t::dataSize

4.0.42.2.2 struct \_pdm\_edma\_handle

PDM edma handler.

#### **Data Fields**

• edma handle t \* dmaHandle

DMA handler for PDM send.

• uint8 t count

The transfer data count in a DMA request.

• uint32\_t receivedBytes

total transfer count

• uint32\_t state

Internal state for PDM eDMA transfer.

pdm\_edma\_callback\_t callback

Callback for users while transfer finish or error occurs.

bool isLoopTransfer

loop transfer

void \* userData

User callback parameter.

edma\_tcd\_t \* tcd

TCD pool for eDMA transfer.

• uint32\_t tcdNum

TCD number.

• uint32 t tcdUser

Index for user to queue transfer.

• uint32\_t tcdDriver

Index for driver to get the transfer data and size.

• volatile uint32\_t tcdUsedNum

Index for user to queue transfer.

• uint8 t endChannel

The last enabled channel.

• uint8\_t channelNums

total channel numbers

#### 4.0.42.2.2.1 Field Documentation

4.0.42.2.2.1.1 edma\_tcd\_t\* pdm\_edma\_handle\_t::tcd

4.0.42.2.2.1.2 uint32\_t pdm\_edma\_handle\_t::tcdUser

4.0.42.2.2.1.3 volatile uint32\_t pdm\_edma\_handle\_t::tcdUsedNum

#### 4.0.42.3 Function Documentation

4.0.42.3.1 void PDM\_TransferInstallEDMATCDMemory ( pdm\_edma\_handle\_t \* handle, void \* tcdAddr, size t tcdNum )

#### **Parameters**

handle	Pointer to EDMA channel transfer handle.
tcdAddr	EDMA head descriptor address.
tcdNum	EDMA link descriptor address.

# 4.0.42.3.2 void PDM\_TransferCreateHandleEDMA ( PDM\_Type \* base, pdm\_edma\_handle\_t \* handle, pdm\_edma\_callback\_t callback, void \* userData, edma\_handle\_t \* dmaHandle )

This function initializes the PDM slave DMA handle, which can be used for other PDM master transactional APIs. Usually, for a specified PDM instance, call this API once to get the initialized handle.

#### **Parameters**

base	PDM base pointer.
handle	PDM eDMA handle pointer.
base	PDM peripheral base address.
callback	Pointer to user callback function.
userData	User parameter passed to the callback function.

dmaHandle eDMA handle pointer, this handle shall be static allocated by users.

# 4.0.42.3.3 void PDM\_TransferSetChannelConfigEDMA ( PDM\_Type \* base, pdm\_edma\_handle\_t \* handle, uint32\_t channel, const pdm\_channel\_config\_t \* config\_)

#### **Parameters**

base	PDM base pointer.
handle	PDM eDMA handle pointer.
channel	channel index.
pdmConfig	pdm channel configurations.

# 4.0.42.3.4 status\_t PDM\_TransferReceiveEDMA ( PDM\_Type \* base, pdm\_edma\_handle\_t \* handle, pdm\_edma\_transfer\_t \* xfer )

Note

This interface returns immediately after the transfer initiates. Call the PDM\_GetReceiveRemaining-Bytes to poll the transfer status and check whether the PDM transfer is finished.

Scatter gather case: This functio support dynamic scatter gather and staic scatter gather, a. for
the dynamic scatter gather case: Application should call PDM\_TransferReceiveEDMA function
continuously to make sure new receive request is submit before the previous one finish. b. for the
static scatter gather case: Application should use the link transfer feature and make sure a loop link
transfer is provided, such as:

2. Multi channel case: This function support receive multi pdm channel data, for example, if two channel is requested,

#### MCUXpresso SDK API Reference Manual

Then the output data will be formatted as:

|CHANNEL0 | CHANNEL1 | CHANNEL0 | CHANNEL1 | CHANNEL0 | CHANNEL 1 | ....|

base	PDM base pointer
handle	PDM eDMA handle pointer.
xfer	Pointer to DMA transfer structure.

#### Return values

kStatus_Success	Start a PDM eDMA receive successfully.
kStatus_InvalidArgument	The input argument is invalid.
kStatus_RxBusy	PDM is busy receiving data.

# 4.0.42.3.5 void PDM\_TransferTerminateReceiveEDMA ( PDM\_Type \* base, pdm\_edma\_handle\_t \* handle )

This function will clear all transfer slots buffered in the pdm queue. If users only want to abort the current transfer slot, please call PDM\_TransferAbortReceiveEDMA.

#### **Parameters**

base	PDM base pointer.
handle	PDM eDMA handle pointer.

# 4.0.42.3.6 void PDM\_TransferAbortReceiveEDMA ( PDM\_Type \* base, pdm\_edma\_handle\_t \* handle )

This function only aborts the current transfer slots, the other transfer slots' information still kept in the handler. If users want to terminate all transfer slots, just call PDM\_TransferTerminateReceiveEDMA.

#### **Parameters**

base	PDM base pointer
handle PDM eDMA handle pointer.	

# 4.0.42.3.7 status\_t PDM\_TransferGetReceiveCountEDMA ( PDM\_Type \* base, pdm\_edma\_handle\_t \* handle, size\_t \* count )

MCUXpresso SDK API Reference Manual

base	PDM base pointer
handle	PDM eDMA handle pointer.
count	Bytes count received by PDM.

# Return values

kStatus_Success	Succeed get the transfer count.
kStatus_NoTransferIn- Progress	There is no non-blocking transaction in progress.

## 4.0.43 GenericList

#### 4.0.43.1 Overview

#### **Data Structures**

```
    struct list_handle_t
        The list structure. More...
    struct list_element_handle_t
        The list element. More...
```

### **Enumerations**

```
    enum list_status_t {
        kLIST_Ok = kStatus_Success,
        kLIST_DuplicateError = MAKE_STATUS(kStatusGroup_LIST, 1),
        kLIST_Full = MAKE_STATUS(kStatusGroup_LIST, 2),
        kLIST_Empty = MAKE_STATUS(kStatusGroup_LIST, 3),
        kLIST_OrphanElement = MAKE_STATUS(kStatusGroup_LIST, 4) }
```

## **Functions**

- void LIST Init (list handle t list, uint32 t max)
- list\_handle\_t LIST\_GetList (list\_element\_handle\_t element)

Gets the list that contains the given element.

• list\_status\_t LIST\_AddHead (list\_handle\_t list, list\_element\_handle\_t element)

Links element to the head of the list.

- list\_status\_t LIST\_AddTail (list\_handle\_t list, list\_element\_handle\_t element)

  Links element to the tail of the list.
- list\_element\_handle\_t LIST\_RemoveHead (list\_handle\_t list)

*Unlinks element from the head of the list.* 

• list\_element\_handle\_t LIST\_GetHead (list\_handle\_t list)

Gets head element handle.

• list\_element\_handle\_t LIST\_GetNext (list\_element\_handle\_t element)

Gets next element handle for given element handle.

- list\_element\_handle\_t LIST\_GetPrev (list\_element\_handle\_t element)

  Gets previous element handle for given element handle.
- list\_status\_t LIST\_RemoveElement (list\_element\_handle\_t element)
- Unlinks an element from its list.
   list\_status\_t LIST\_AddPrevElement (list\_element\_handle\_t element, list\_element\_handle\_t new-Element)

Links an element in the previous position relative to a given member of a list.

- uint32\_t LIST\_GetSize (list\_handle\_t list)
  - Gets the current size of a list.
- uint32\_t LIST\_GetAvailableSize (list\_handle\_t list)

Gets the number of free places in the list.

## 4.0.43.2 Data Structure Documentation

## 4.0.43.2.1 struct list\_label\_t

## **Data Fields**

- struct list\_element\_tag \* head list head
- struct list\_element\_tag \* tail list tail
- uint16\_t size

list size

• uint16\_t max

list max number of elements

## 4.0.43.2.2 struct list element t

## **Data Fields**

• struct list\_element\_tag \* next

next list element

• struct list\_element\_tag \* prev

previous list element

• struct list\_label \* list

pointer to the list

# 4.0.43.3 Enumeration Type Documentation

# 4.0.43.3.1 enum list\_status\_t

Include

Public macro definitions

Public type definitions

The list status

## Enumerator

kLIST\_Ok Success.

kLIST\_DuplicateError Duplicate Error.

kLIST\_Full FULL.

*kLIST\_Empty* Empty.

kLIST\_OrphanElement Orphan Element.

MCUXpresso SDK API Reference Manual

## 4.0.43.4 Function Documentation

# 4.0.43.4.1 void LIST\_Init ( list\_handle\_t list, uint32\_t max )

Public prototypes

Initialize the list.

This function initialize the list.

## Parameters

list	- List handle to initialize.
max	- Maximum number of elements in list. 0 for unlimited.

# 4.0.43.4.2 list\_handle\_t LIST\_GetList ( list\_element\_handle\_t element )

## **Parameters**

## Return values

NULL	if element is orphan, Handle of the list the element is inserted into.
------	--

# 4.0.43.4.3 list\_status\_t LIST\_AddHead ( list\_handle\_t list, list\_element\_handle\_t element )

# **Parameters**

list	- Handle of the list.
element	- Handle of the element.

## Return values

s full, kLIST_Ok if insertion was successful.	kLIST_Full
---	------------

## 4.0.43.4.4 list\_status\_t LIST\_AddTail ( list\_handle\_t list, list\_element\_handle\_t element )

list	- Handle of the list.
element	- Handle of the element.

## Return values

kLIST_Full if list is full, kLIST_Ok if ins	ertion was successful.
---	------------------------

# 4.0.43.4.5 list\_element\_handle\_t LIST\_RemoveHead ( list\_handle\_t list )

## Parameters

list	- Handle of the list.

# Return values

NULL	if list is empty, handle of removed element(pointer) if removal was suc-
	cessful.

# 4.0.43.4.6 list\_element\_handle\_t LIST\_GetHead ( list\_handle\_t list )

## Parameters

<i>list</i> - Handle of the list.
-----------------------------------

## Return values

NULL	if list is empty, handle of removed element(pointer) if removal was suc-
	cessful.

# 4.0.43.4.7 list\_element\_handle\_t LIST\_GetNext ( list\_element\_handle\_t element )

# Parameters

element - Handle of the element.	
----------------------------------	--

NULL	if list is empty, handle of removed element(pointer) if removal was suc-
	cessful.

# 4.0.43.4.8 list\_element\_handle\_t LIST\_GetPrev ( list\_element\_handle\_t element )

## Parameters

element	- Handle of the element.
---------	--------------------------

## Return values

if list is empty, handle of removed element(pointer) if removal was suc-
cessful.

# 4.0.43.4.9 list\_status\_t LIST\_RemoveElement ( list\_element\_handle\_t element )

## Parameters

element	- Handle of the element.
---------	--------------------------

## Return values

kLIST_OrphanElement	if element is not part of any list.
kLIST_Ok	if removal was successful.

# 4.0.43.4.10 list\_status\_t LIST\_AddPrevElement ( list\_element\_handle\_t element, list\_element\_handle\_t newElement )

## **Parameters**

element	- Handle of the element.
---------	--------------------------

newElement	- New element to insert before the given member.

kLIST_OrphanElement	if element is not part of any list.
kLIST_Ok	if removal was successful.

# 4.0.43.4.11 uint32\_t LIST\_GetSize ( list\_handle\_t list )

## Parameters

list	- Handle of the list.
------	-----------------------

# Return values

Current size of the list.
---------------------------

# 4.0.43.4.12 uint32\_t LIST\_GetAvailableSize ( list\_handle\_t list )

## Parameters

list	- Handle of the list.
------	-----------------------

# Return values

Available	size of the list.
-----------	-------------------

# 4.0.44 UART\_Adapter

#### 4.0.44.1 Overview

### **Data Structures**

```
    struct hal_uart_config_t
        UART configuration structure. More...
    struct hal_uart_transfer_t
        UART transfer structure. More...
```

## **Macros**

```
    #define UART_ADAPTER_NON_BLOCKING_MODE (0U)
        Enable or disable UART adapter non-blocking mode (1 - enable, 0 - disable)

    #define HAL_UART_TRANSFER_MODE (0U)
        Whether enable transactional function of the UART.
```

# **Typedefs**

• typedef void(\* hal\_uart\_transfer\_callback\_t )(hal\_uart\_handle\_t handle, hal\_uart\_status\_t status, void \*callbackParam)

UART transfer callback function.

#### **Enumerations**

```
enum hal_uart_status_t {
 kStatus HAL UartSuccess = kStatus Success,
 kStatus_HAL_UartTxBusy = MAKE_STATUS(kStatusGroup_HAL_UART, 1),
 kStatus HAL_UartRxBusy = MAKE_STATUS(kStatusGroup_HAL_UART, 2),
 kStatus HAL UartTxIdle = MAKE STATUS(kStatusGroup HAL UART, 3),
 kStatus_HAL_UartRxIdle = MAKE_STATUS(kStatusGroup_HAL_UART, 4),
 kStatus_HAL_UartBaudrateNotSupport,
 kStatus_HAL_UartProtocolError,
 kStatus_HAL_UartError = MAKE_STATUS(kStatusGroup_HAL_UART, 7) }
    UART status.
enum hal_uart_parity_mode_t {
 kHAL_UartParityDisabled = 0x0U,
 kHAL_UartParityEven = 0x1U,
 kHAL UartParityOdd = 0x2U }
    UART parity mode.
enum hal_uart_stop_bit_count_t {
 kHAL_UartOneStopBit = 0U,
 kHAL_UartTwoStopBit = 1U }
    UART stop bit count.
```

## **Functions**

• hal\_uart\_status\_t HAL\_UartEnterLowpower (hal\_uart\_handle\_t handle)

Prepares to enter low power consumption.

• hal\_uart\_status\_t HAL\_UartExitLowpower (hal\_uart\_handle\_t handle)

Restores from low power consumption.

## Initialization and deinitialization

• hal\_uart\_status\_t HAL\_UartInit (hal\_uart\_handle\_t handle, hal\_uart\_config\_t \*config)

Initializes a UART instance with the UART handle and the user configuration structure.

• hal\_uart\_status\_t HAL\_UartDeinit (hal\_uart\_handle\_t handle)

Deinitializes a UART instance.

## **Blocking bus Operations**

hal\_uart\_status\_t HAL\_UartReceiveBlocking (hal\_uart\_handle\_t handle, uint8\_t \*data, size\_t length)

Reads RX data register using a blocking method.

• hal\_uart\_status\_t HAL\_UartSendBlocking (hal\_uart\_handle\_t handle, const uint8\_t \*data, size\_t length)

Writes to the TX register using a blocking method.

#### 4.0.44.2 Data Structure Documentation

## 4.0.44.2.1 struct hal\_uart\_config\_t

#### **Data Fields**

• uint32 t srcClock Hz

Source clock.

• uint32\_t baudRate\_Bps

Baud rate.

hal\_uart\_parity\_mode\_t parityMode

Parity mode, disabled (default), even, odd.

• hal\_uart\_stop\_bit\_count\_t stopBitCount

Number of stop bits, 1 stop bit (default) or 2 stop bits.

• uint8 t enableRx

Enable RX.

• uint8\_t enableTx

Enable TX.

• uint8 t instance

Instance (0 - UARTO, 1 - UART1, ...), detail information please refer to the SOC corresponding RM.

NXP Semiconductors

403

## 4.0.44.2.1.1 Field Documentation

## 4.0.44.2.1.1.1 uint8\_t hal\_uart\_config\_t::instance

Invalid instance value will cause initialization failure.

## 4.0.44.2.2 struct hal\_uart\_transfer\_t

## **Data Fields**

- uint8 t \* data
  - The buffer of data to be transfer.
- size\_t dataSize

The byte count to be transfer.

## 4.0.44.2.2.1 Field Documentation

- 4.0.44.2.2.1.1 uint8\_t\* hal\_uart\_transfer\_t::data
- 4.0.44.2.2.1.2 size\_t hal\_uart\_transfer\_t::dataSize
- 4.0.44.3 Macro Definition Documentation
- 4.0.44.3.1 #define HAL UART TRANSFER MODE (0U)

(0 - disable, 1 - enable)

## 4.0.44.4 Typedef Documentation

4.0.44.4.1 typedef void(\* hal\_uart\_transfer\_callback\_t)(hal\_uart\_handle\_t handle, hal\_uart\_status\_t status, void \*callbackParam)

## 4.0.44.5 Enumeration Type Documentation

## 4.0.44.5.1 enum hal uart status t

#### Enumerator

kStatus\_HAL\_UartSuccess Successfully.

kStatus\_HAL\_UartTxBusy TX busy.

kStatus\_HAL\_UartRxBusy RX busy.

kStatus HAL UartTxIdle HAL UART transmitter is idle.

kStatus HAL UartRxIdle HAL UART receiver is idle.

**kStatus\_HAL\_UartBaudrateNotSupport** Baudrate is not support in current clock source.

**kStatus\_HAL\_UartProtocolError** Error occurs for Noise, Framing, Parity, etc. For transactional transfer, The up layer needs to abort the transfer and then starts again

kStatus\_HAL\_UartError Error occurs on HAL UART.

#### MCUXpresso SDK API Reference Manual

## 4.0.44.5.2 enum hal\_uart\_parity\_mode\_t

#### Enumerator

```
kHAL_UartParityDisabled Parity disabled.kHAL_UartParityEven Parity even enabled.kHAL_UartParityOdd Parity odd enabled.
```

## 4.0.44.5.3 enum hal\_uart\_stop\_bit\_count\_t

#### Enumerator

```
kHAL_UartOneStopBit One stop bit.kHAL_UartTwoStopBit Two stop bits.
```

## 4.0.44.6 Function Documentation

# 4.0.44.6.1 hal\_uart\_status\_t HAL\_UartInit ( hal\_uart\_handle\_t handle, hal\_uart\_config\_t \* config\_ )

This function configures the UART module with user-defined settings. The user can configure the configuration structure. The parameter handle is a pointer to point to a memory space of size #HAL\_UAR-T\_HANDLE\_SIZE allocated by the caller. Example below shows how to use this API to configure the UART.

#### **Parameters**

handle	Pointer to point to a memory space of size #HAL_UART_HANDLE_SIZE allocated
	by the caller. The handle should be 4 byte aligned, because unaligned access does not
	support on some devices.

NXP Semiconductors

405

config	Pointer to user-defined configuration structure.
--------	--

kStatus_HAL_Uart- BaudrateNotSupport	Baudrate is not support in current clock source.
kStatus_HAL_Uart- Success	UART initialization succeed

# 4.0.44.6.2 hal\_uart\_status\_t HAL\_UartDeinit ( hal\_uart\_handle\_t handle )

This function waits for TX complete, disables TX and RX, and disables the UART clock.

## **Parameters**

handle	UART handle pointer.
--------	----------------------

#### Return values

kStatus_HAL_Uart-	UART de-initialization succeed
Success	

# 4.0.44.6.3 hal\_uart\_status\_t HAL\_UartReceiveBlocking ( hal\_uart\_handle\_t handle, uint8\_t \* data, size\_t length )

This function polls the RX register, waits for the RX register to be full or for RX FIFO to have data, and reads data from the RX register.

## Note

The function HAL\_UartReceiveBlocking and the function #HAL\_UartTransferReceiveNon-Blocking cannot be used at the same time. And, the function #HAL\_UartTransferAbortReceive cannot be used to abort the transmission of this function.

### **Parameters**

handle	UART handle pointer.	]
--------	----------------------	---

# MCUXpresso SDK API Reference Manual

data	Start address of the buffer to store the received data.
length	Size of the buffer.

kStatus_HAL_UartError	An error occurred while receiving data.
kStatus_HAL_UartParity- Error	A parity error occurred while receiving data.
kStatus_HAL_Uart- Success	Successfully received all data.

# 4.0.44.6.4 hal\_uart\_status\_t HAL\_UartSendBlocking ( hal\_uart\_handle\_t handle, const uint8\_t \* data, size\_t length )

This function polls the TX register, waits for the TX register to be empty or for the TX FIFO to have room and writes data to the TX buffer.

## Note

The function HAL\_UartSendBlocking and the function #HAL\_UartTransferSendNonBlocking cannot be used at the same time. And, the function #HAL\_UartTransferAbortSend cannot be used to abort the transmission of this function.

#### **Parameters**

handle	UART handle pointer.
data	Start address of the data to write.
length	Size of the data to write.

## Return values

kStatus_HAL_Uart-	Successfully sent all data.
Success	

## 4.0.44.6.5 hal\_uart\_status\_t HAL\_UartEnterLowpower ( hal\_uart\_handle\_t handle )

This function is used to prepare to enter low power consumption.

## **MCUXpresso SDK API Reference Manual**

handle	UART handle pointer.
--------	----------------------

## Return values

kStatus_HAL_Uart-	Successful operation.
Success	
kStatus_HAL_UartError	An error occurred.

# 4.0.44.6.6 hal\_uart\_status\_t HAL\_UartExitLowpower ( hal\_uart\_handle\_t handle )

This function is used to restore from low power consumption.

## Parameters

handle	UART handle pointer.
--------	----------------------

# Return values

kStatus_HAL_Uart- Success	Successful operation.
kStatus_HAL_UartError	An error occurred.

How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address:

nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, Freescale, the Freescale logo, Kinetis, Processor Expert, and Tower are trademarks of NXP B.V. All other product or service names are the property of their respective owners. Arm, Cortex, Keil, Mbed, Mbed Enabled, and Vision are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2018 NXP B.V.