Chapter 4: Data Transfers, Addressing, and Arithmetic

Kip Irvine

(c) Pearson Education, 2015. All rights reserved. You may modify and copy this slide show for your personal use, or for use in the classroom, as long as this copyright statement, the author's name, and the title are not changed.

Chapter Overview

- · Data Transfer Instructions
- · Addition and Subtraction
- · Data-Related Operators and Directives
- Indirect Addressing
- · JMP and LOOP Instructions
- · 64-Bit Programming

Irvine, Kip R. Assembly Language for x86 Processors 7/e, 2015. .

Data Transfer Instructions

- · Operand Types
- · Instruction Operand Notation
- · Direct Memory Operands
- · MOV Instruction
- · Zero & Sign Extension
- XCHG Instruction
- · Direct-Offset Instructions

Irvine, Kip R. Assembly Language for x86 Processors 6/e, 2010.

4

Operand Types

- Immediate a constant integer (8, 16, or 32 bits)
 - value is encoded within the instruction
- Register the name of a register
 - register name is converted to a number and encoded within the instruction
- · Memory reference to a location in memory
 - memory address is encoded within the instruction, or a register holds the address of a memory location

Irvine, Kip R. Assembly Language for x86 Processors 6/e, 2010.

Instruction Operand Notation

Operand	Description
eg8	8-bit general-purpose register: AH, AL, BH, BL, CH, CL, DH, DL
eg16	16-bit general-purpose register: AX, BX, CX, DX, SI, DI, SP, BP
eg32	32-bit general-purpose register: EAX, EBX, ECX, EDX, ESI, EDI, ESP, EBP
eg	Any general-purpose register
reg	16-bit segment register: CS, DS, SS, ES, FS, GS
mm	8-, 16-, or 32-bit immediate value
mm8	8-bit immediate byte value
mm16	16-bit immediate word value
mm32	32-bit immediate doubleword value
eg/mem8	8-bit operand, which can be an 8-bit general register or memory byte
eg/mem16	16-bit operand, which can be a 16-bit general register or memory word
reg/mem32	32-bit operand, which can be a 32-bit general register or memory doubleword
nem	An 8-, 16-, or 32-bit memory operand

Irvine, Kip R. Assembly Language for x86 Processors 6/e, 2010.

Direct Memory Operands

5

- A direct memory operand is a named reference to storage in memory
- The named reference (label) is automatically dereferenced by the assembler

```
.data
var1 BYTE 10h
.code
mov al,var1 ; AL = 10h
mov al,[var1] ; AL = 10h
alternate format
```

Irvine, Kip R. Assembly Language for x86 Processors 6/e, 2010.

MOV Instruction • Move from source to destination. Syntax: MOV destination, source • No more than one memory operand permitted • CS, EIP, and IP cannot be the destination • No immediate to segment moves .data count BYTE 100 wVal WORD 2 .code mov bl, count mov ax, wVal mov count, al mov al, wVal mov count; error mov ax, count gerfor mov eax, count gerfor self-increases Ste, 2019. **British Sign R. Assembly, Language **British Sign R. Assembly,


```
Explain why each of the following MOV statements are invalid:


.data
bVal BYTE 100
bVal2 BYTE ?

wVal WORD 2
dVal DWORD 5
.code

mov ds,45

mov esi,wVal
mov esi,wVal
mov eip,dVal
mov eip,dVal
mov 25,bVal
mediate move to DS not permitted
size mismatch
EIP cannot be the destination
mov 25,bVal
mediate value cannot be destination
mov bVal2,bVal
memory-to-memory move not permitted
```





```
XCHG Instruction
  XCHG exchanges the values of two operands. At least one
  operand must be a register. No immediate operands are
  permitted.
    .data
   var1 WORD 1000h
   var2 WORD 2000h
    . code
   xchg ax,bx
                              ; exchange 16-bit regs
   xchg ah,al
                              ; exchange 8-bit regs
   xchg var1,bx
                              ; exchange mem, req
    xchg eax,ebx
                               ; exchange 32-bit regs
    xchg var1,var2
                              ; error: two memory operands
Irvine, Kip R. Assembly Language
for x86 Processors 6/e, 2010.
```

Direct-Offset Operands A constant offset is added to a data label to produce an effective address (EA). The address is dereferenced to get the value inside its memory location.

arrayB BYTE 10h,20h,30h,40h mov al,arrayB+1 ; AL = 20hmov al,[arrayB+1] ; alternative notation

Q: Why doesn't arrayB+1 produce 11h?

Irvine, Kip R. Assembly Language for x86 Processors 6/e, 2010.

Direct-Offset Operands (cont)

A constant offset is added to a data label to produce an effective address (EA). The address is dereferenced to get the value inside its memory location.

```
.data
arrayW WORD 1000h,2000h,3000h
arrayD DWORD 1,2,3,4 .code
                                    ; AX = 2000h
; AX = 3000h
; EAX = 00000002h
mov ax,[arrayW+2]
mov ax,[arrayW+4]
mov eax, [arrayD+4]
```

; Will the following statements assemble? mov ax,[arrayW-2] mov eax,[arrayD+16]

What will happen when they run?

Irvine, Kip R. Assembly Language for x86 Processors 6/e, 2010.

Exercise . . .

Write a program that rearranges the values of three doubleword values in the following array as: 3, 1, 2.

arrayD DWORD 1,2,3

· Step1: copy the first value into EAX and exchange it with the value in the second position.

mov eax,arrayD xchg eax,[arrayD+4]

 Step 2: Exchange EAX with the third array value and copy the value in EAX to the first array position.

> xchg eax,[arrayD+8] mov arrayD, eax

Irvine, Kip R. Assembly Language for x86 Processors 6/e, 2010.

17

xchg Example

; xchg examples mov eax,arrayD xchg eax,[arrayD+4] xchg eax,[arrayD+8] mov arrayD,eax mov eax, [arrayD] mov ebx, [arrayD+4] mov ecx, [arrayD+8] callDumpRegs

```
ECX=00000000 EDX=00401005
EBP=0018FF94 ESP=0018FF8C
CF=0 SF=0 ZF=0 OF=0 AF=0 PF=1
 ECX-00000002 EDX-00401005
EBP-0018FF94 ESP-0018FF8C
CF=0 SF=0 ZF=0 OF=0 AF=0 PF=1
```

18

Exercise . . .

· We want to write a program that adds the following three bytes:

myBytes BYTE 80h,66h,0A5h

Result should be 18Bh

· What is your evaluation of the following code?

mov al,myBytes add al,[myBytes+1] 8B

add al,[myBytes+2]

EBX-7EFDE88F ECX-88080808 EDX-08481805 EDI-08080808 EBP-8818FF94 ESP-0818FF8C EFL-08080287 CF-1 SF-1 ZF-8 OF-8 AF-8 PF-

· What is your evaluation of the following code?

mov ax,myBytes add ax, [myBytes+1] add ax, [myBytes+2]

Assemble error: size mismatch

· Any other possibilities?

Irvine, Kip R. Assembly Language for x86 Processors 6/e, 2010.

19

Exercise . . . (cont)

myBytes BYTE 80h,66h,0A5h


· How about the following code. Is anything missing?


mov bl,[myBytes+1]
add ax,bx bl,[myBytes+2] : AX = sum

Yes: Move zero to BX before the MOVZX instruction.

Irvine, Kip R. Assembly Language for x86 Processors 6/e, 2010.

Irvine, Kip R. Assembly Language for x86 Processors 6/e, 2010.





What's Next

- · Data Transfer Instructions
- · Addition and Subtraction
- · Data-Related Operators and Directives
- · Indirect Addressing
- · JMP and LOOP Instructions
- · 64-Bit Programming

Irvine, Kip R. Assembly Language for x86 Processors 7/e, 2015. 23

Addition and Subtraction

- · INC and DEC Instructions
- · ADD and SUB Instructions
- · NEG Instruction
- Implementing Arithmetic Expressions
- · Flags Affected by Arithmetic
 - Zero
 - Sign
 - Carry
 - Overflow

Irvine, Kip R. Assembly Language for x86 Processors 6/e, 2010.

INC and DEC Instructions


- Add 1, subtract 1 from destination operand
 - operand may be register or memory
- INC destination
 - Logic: destination ← destination + 1
- DEC destination
 - Logic: destination ← destination 1


Irvine, Kip R. Assembly Language for x86 Processors 6/e, 2010. 25


INC and DEC Examples

```
.data
myWord WORD 1000h
myDword DWORD 10000000h
.code
inc myWord ; 1001h
dec myWord ; 1000h
inc myDword ; 10000001h

mov ax,00FFh
inc ax ; AX = 0100h
mov ax,00FFh
inc al ; AX = 0000h
```








ADD and SUB Instructions • ADD destination, source • Logic: destination ← destination + source • SUB destination, source • Logic: destination ← destination – source • Same operand rules as for the MOV instruction

```
.data
var1 DWORD 10000h
var2 DWORD 20000h
.code ; ---EAX---
mov eax,var1 ; 00010000h
add eax,var2 ; 00030000h
add eax,OFFFFh ; 0003FFFFh
add eax,1 ; 00040000h
sub ax,1 ; 0004FFFFh
```




NEG (negate) Instruction

Reverses the sign of an operand (by converting the operand to its two's complement). Operand can be a register or memory operand.

Suppose AX contains –32,768 and we apply NEG to it. Will the result be valid?

33

Irvine, Kip R. Assembly Language for x86 Processors 6/e, 2010.



NEG Instruction and the Flags

The processor implements NEG using the following internal operation:

SUB 0, operand

Any nonzero operand causes the Carry flag to be set.

```
.cata
valB BYTE 1,0
valC SBYTE -128
.code
neg valB ; CF = 1, OF = 0
neg [valB + 1] ; CF = 0, OF = 0
neg valC ; CF = 1, OF = 1
```

Irvine, Kip R. Assembly Language for x86 Processors 6/e, 2010.

35

Implementing Arithmetic Expressions

HLL compilers translate mathematical expressions into assembly language. You can do it also. For example:

```
Rval = -Xval + (Yval - Zval)

Rval DWORD ?

Xval DWORD 26

Yval DWORD 30

Zval DWORD 40

.code

mov eax, Xval

neg eax

mov ebx, Yval

sub ebx, Zval ; EBX = -10

add eax, ebx

mov Rval, eax ; -36
```

Exercise . . .

Translate the following expression into assembly language. Do not permit Xval, Yval, or Zval to be modified:

```
Rval = Xval - (-Yval + Zval)
```

Assume that all values are signed doublewords.

mov ebx,Yval
neg ebx
add ebx,Zval
mov eax,Xval
sub eax,ebx
mov Rval,eax

Irvine, Kip R. Assembly Language for x86 Processors 6/e, 2010. 37

Flags Affected by Arithmetic


36


- The ALU has a number of status flags that reflect the outcome of arithmetic (and bitwise) operations
 - based on the contents of the destination operand
- · Essential flags:

Irvine, Kip R. Assembly Language for x86 Processors 6/e, 2010.

- Zero flag set when destination equals zero
- Sign flag set when destination is negative
- Carry flag set when unsigned value is out of range
- Overflow flag set when signed value is out of range
- The MOV instruction never affects the flags.

Irvine, Kip R. Assembly Language for x86 Processors 6/e, 2010.





Sign Flag (SF)

The Sign flag is set when the destination operand is negative. The flag is clear when the destination is positive.

```
mov cx,0

sub cx,1 ; CX = -1, SF = 1

add cx,2 ; CX = 1, SF = 0
```

The sign flag is a copy of the destination's highest bit:

```
mov al,0
sub al,1
add al,2
; AL = 11111111b, SF = 1
add al,2
; AL = 00000001b, SF = 0
```

Irvine, Kip R. Assembly Language for x86 Processors 6/e, 2010. 41

Signed and Unsigned Integers A Hardware Viewpoint

- All CPU instructions operate exactly the same on signed and unsigned integers
- The CPU cannot distinguish between signed and unsigned integers
- YOU, the programmer, are solely responsible for using the correct data type with each instruction

Irvine, Kip R. Assembly Language for x86 Processors 6/e, 2010. 42

Overflow and Carry Flags A Hardware Viewpoint

- · How the ADD instruction affects OF and CF:
 - CF = (carry out of the MSB)
 - OF = CF XOR MSB
- · How the SUB instruction affects OF and CF:
 - CF = INVERT (carry out of the MSB)
 - negate the source and add it to the destination
 - OF = CF XOR MSB

MSB = Most Significant Bit (high-order bit)
XOR = eXclusive-OR operation
NEG = Negate (same as SUB 0,operand)

Irvine, Kip R. Assembly Language for x86 Processors 6/e, 2010. 43

Carry Flag (CF)

The Carry flag is set when the result of an operation generates an unsigned value that is out of range (too big or too small for the destination operand).

Irvine, Kip R. Assembly Language for x86 Processors 6/e, 2010.

Exercise . . .

For each of the following marked entries, show the values of the destination operand and the Sign, Zero, and Carry flags:

```
mov ax,00FFh add ax,1
                         ; AX=0100h SF=0 ZF=0 CF=0
sub ax,1
add al,1
                         ; AX=00FFh SF=0 ZF=0 CF=0
; AL=00h SF=0 ZF=1 CF=1
mov bh,6Ch
                         ; BH=01h
                                        SF=0 ZF=0 CF=1
add bh,95h
mov al.2
sub al,3
                         ; AL=FFh
                                        SF=1 ZF=0 CF=1
```

Irvine, Kip R. Assembly Language for x86 Processors 6/e, 2010.

Overflow Flag (OF)

The Overflow flag is set when the signed result of an operation is invalid or out of range.

```
; Example 1
mov al,+127
add al,1
                             ; OF = 1, AL = ??
; Example 2
mov al,7Fh
add al,1
                             ; OF = 1, AL = 80h
```

The two examples are identical at the binary level because 7Fh equals +127. To determine the value of the destination operand, it is often easier to calculate in hexadecimal.

Irvine, Kip R. Assembly Language for x86 Processors 6/e, 2010.

A Rule of Thumb

- When adding two integers, remember that the Overflow flag is only set when . . .
 - Two positive operands are added and their sum is negative
 - Two negative operands are added and their sum is positive

```
What will be the values of the Overflow flag?
   mov al,80h
add al,92h
                             : OF = 1
   mov al.-2
   add al,+127
                             ; OF = 0
```

Irvine, Kip R. Assembly Language for x86 Processors 6/e, 2010.

47

Exercise . . .

What will be the values of the given flags after each operation?

```
: CF = 1 OF = 1
neg al
mov ax,8000h
                   ; CF = 0 OF = 0
mov ax,0
                   : CF = 1 OF = 0
sub ax,2
mov al,-5
sub al,+125
                   ; OF = 1
```

Irvine, Kip R. Assembly Language for x86 Processors 6/e, 2010.

What's Next


- · Data Transfer Instructions
- Addition and Subtraction
- · Data-Related Operators and Directives
- Indirect Addressing
- JMP and LOOP Instructions
- 64-Bit Programming

Irvine, Kip R. Assembly Language for x86 Processors 7/e, 2015.

Data-Related Operators and Directives

- · OFFSET Operator
- · PTR Operator
- TYPE Operator
- · LENGTHOF Operator
- · SIZEOF Operator
- · LABEL Directive

Irvine, Kip R. Assembly Language for x86 Processors 7/e, 2015.





```
OFFSET Examples


Let's assume that the data segment begins at 00404000h:


.data
bVal BYTE ?
wVal WORD ?
dVal DWORD ?
dVal2 DWORD ?

.code
mov esi,OFFSET bVal ; ESI = 00404000
mov esi,OFFSET dVal ; ESI = 00404001
mov esi,OFFSET dVal ; ESI = 00404003
mov esi,OFFSET dVal ; ESI = 00404007
```









PTR Operator (cont)

PTR can also be used to combine elements of a smaller data type and move them into a larger operand. The CPU will automatically reverse the bytes.

```
myBytes BYTE 12h,34h,56h,78h
                                                  ; AX = 3412h
; AX = 7856h
; EAX = 78563412h
mov ax, WORD PTR [myBytes]
mov ax, WORD PTR [myBytes+2]
mov eax,DWORD PTR myBytes
```

Irvine, Kip R. Assembly Language for x86 Processors 7/e, 2015.

57

59

61

```
Exercise . . .
Write down the value of each destination operand:
varB BYTE 65h,31h,02h,05h
varW WORD 6543h,1202h
varD DWORD 12345678h
mov ax, WORD PTR [varB+2]
mov bl,BYTE PTR varD
mov bl,BYTE PTR [varW+2]
                                      ; b. 78h
; c. 02h
```

; d. 1234h

Irvine, Kip R. Assembly Language for x86 Processors 7/e, 2015.

. code

mov ax, WORD PTR [varD+2]

mov eax,DWORD PTR varW

58

60

TYPE Operator

The TYPE operator returns the size, in bytes, of a single element of a data declaration.

```
.data
var1 BYTE ?
var2 WORD ?
var3 DWORD ?
var4 QWORD ?
. code
                              ; 1
; 2
; 4
mov eax, TYPE var1
mov eax, TYPE var2
mov eax, TYPE var3
mov eax.TYPE var4
```

Irvine, Kip R. Assembly Language for x86 Processors 7/e, 2015.

LENGTHOF Operator

The LENGTHOF operator counts the number of elements in a single data declaration.

```
.data
byte1 BYTE 10,20,30
                                                      LENGTHOF
                                                      ; 3
; 32
array1 WORD 30 DUP(?),0,0 array2 WORD 5 DUP(3 DUP(?))
                                                      : 15
array3 DWORD 1,2,3,4
digitStr BYTE "12345678",0
                                                       ; 9
. code
mov ecx, LENGTHOF array1
```

Irvine, Kip R. Assembly Language for x86 Processors 7/e, 2015.

SIZEOF Operator

The SIZEOF operator returns a value that is equivalent to multiplying LENGTHOF by TYPE.

```
SIZEOF
byte1 BYTE 10,20,30
                                             ; 3
; 64
array1 WORD 30 DUP(?),0,0
array2 WORD 5 DUP(3 DUP(?))
                                             ; 30
array3 DWORD 1,2,3,4
                                             ; 16
digitStr BYTE "12345678",0
                                             ; 9
. code
mov ecx, SIZEOF array1
```

Irvine, Kip R. Assembly Language for x86 Processors 7/e, 2015.

Spanning Multiple Lines (1 of 2)

A data declaration spans multiple lines if each line (except the last) ends with a comma. The LENGTHOF and SIZEOF operators include all lines belonging to the declaration:

```
array WORD 10,20,
   30,40,
   50,60
mov eax, LENGTHOF array
mov ebx, SIZEOF array
```

Irvine, Kip R. Assembly Language for x86 Processors 7/e, 2015.

Spanning Multiple Lines (2 of 2)

In the following example, array identifies only the first WORD declaration. Compare the values returned by LENGTHOF and SIZEOF here to those in the previous slide:

```
.data
array WORD 10,20
WORD 30,40
WORD 50,60

.code
mov eax,LENGTHOF array ; 2
mov ebx,SIZEOF array ; 4
```

LABEL Directive

- Assigns an alternate label name and type to an existing storage location
- · LABEL does not allocate any storage of its own
- · Removes the need for the PTR operator

```
.data
dwList LABEL DWORD
wordList LABEL WORD
intList BYTE 00h,10h,00h,20h
.code
mov eax,dwList ; 20001000h
mov cx,wordList ; 1000h
mov dl,intList ; 00h
```

What's Next

- · Data Transfer Instructions
- · Addition and Subtraction
- · Data-Related Operators and Directives
- Indirect Addressing
- · JMP and LOOP Instructions
- 64-Bit Programming

Irvine, Kip R. Assembly Language for x86 Processors 7/e, 2015.

65

Indirect Addressing

- Indirect Operands
- · Array Sum Example
- · Indexed Operands
- Pointers

Irvine, Kip R. Assembly Language for x86 Processors 7/e, 2015. 66

Indirect Operands (1 of 2)

An indirect operand holds the address of a variable, usually an array or string. It can be dereferenced (just like a pointer).

```
.data
val1 BYTE 10h,20h,30h
.code
mov esi,OFFSET val1
mov al,[esi] ; dereference ESI (AL = 10h)
inc esi
mov al,[esi] ; AL = 20h
inc esi
mov al,[esi] ; AL = 30h
```

Indirect Operands (2 of 2)

Use PTR to clarify the size attribute of a memory operand.

```
.data
myCount WORD 0

.code
mov esi,OFFSET myCount
inc [esi] ; error: ambiguous
inc WORD PTR [esi] ; ok

Should PTR be used here?

ves. because [esi] cou
```

Should PTR be used here

add [esi],20

yes, because [esi] could point to a byte, word, or doubleword

Irvine, Kip R. Assembly Language for x86 Processors 7/e, 2015.

Array Sum Example

Indirect operands are ideal for traversing an array. Note that the register in brackets must be incremented by a value that matches the array type.

```
arrayW WORD 1000h,2000h,3000h
. code
   mov esi,OFFSET arrayW
   mov ax,[esi]
   add esi,2
                        ; or: add esi, TYPE arrayW
   add ax,[esi]
   add ax,[esi]
                         ; AX = sum of the array
```

ToDo: Modify this example for an array of doublewords.

Irvine, Kip R. Assembly Language for x86 Processors 7/e, 2015.

Indexed Operands

An indexed operand adds a constant to a register to generate an effective address. There are two notational forms:

```
[label + req]
                                 label[req]
arrayW WORD 1000h,2000h,3000h
. code
  mov esi.0
  mov ax,[arrayW + esi]
                                 ; AX = 1000h
  mov ax,arrayW[esi]
                                 ; alternate format
   add ax,[arrayW + esi]
   etc.
```

ToDo: Modify this example for an array of doublewords.

Irvine, Kip R. Assembly Language for x86 Processors 7/e, 2015.

Index Scaling

You can scale an indirect or indexed operand to the offset of an array element. This is done by multiplying the index by the array's TYPE:

```
.data
arrayB BYTE 0,1,2,3,4,5
arrayW WORD 0,1,2,3,4,5
arrayD DWORD 0,1,2,3,4,5
. code
mov esi,4
mov al,arrayB[esi*TYPE arrayB]
mov bx,arrayW[esi*TYPE arrayW]
                               ; 0004
mov edx,arrayD[esi*TYPE arrayD] ; 00000004
```

Irvine, Kip R. Assembly Language for x86 Processors 7/e, 2015.

71

73

Pointers

You can declare a pointer variable that contains the offset of another variable.

```
.data
arrayW WORD 1000h,2000h,3000h
ptrW DWORD arrayW
. code
                            : AX = 1000h
   mov ax,[esi]
     Alternate format:
      ptrW DWORD OFFSET arrayW
```

Irvine, Kip R. Assembly Language for x86 Processors 7/e, 2015.

72

What's Next

- · Data Transfer Instructions
- · Addition and Subtraction
- · Data-Related Operators and Directives
- · Indirect Addressing
- JMP and LOOP Instructions
- · 64-Bit Programming

Irvine, Kip R. Assembly Language for x86 Processors 7/e, 2015.

JMP and LOOP Instructions

- JMP Instruction
- LOOP Instruction
- LOOP Example
- · Summing an Integer Array
- · Copying a String

Irvine, Kip R. Assembly Language for x86 Processors 7/e, 2015.

JMP Instruction • JMP is an unconditional jump to a label that is usually within the same procedure. • Syntax: JMP target Logic: EIP ← target · Example: jmp top A jump outside the current procedure must be to a special type of label called a global label (we will discuss it in section 5). Irvine, Kip R. Assembly Language for x86 Processors 7/e, 2015.

LOOP Instruction • The LOOP instruction creates a counting loop • Syntax: LOOP target • ECX ← ECX – 1 • if ECX != 0, jump to target · Implementation: • The assembler calculates the distance, in bytes, between the offset of the following instruction and the offset of the target label. It is called the relative offset.

76

· The relative offset is added to EIP.

· Logic:

LOOP Example The following loop calculates the sum of the integers 5+4+3+2+1: offset machine code source code 00000000 66 B8 0000 00000004 B9 00000005 mov ax,0 mov ecx,5 00000009 66 03 C1 L1: add ax,cx 0000000C E2 FB loop L1 000000E When LOOP is assembled, the current location = 0000000E (offset of the next instruction). -5 (FBh) is added to the the current location, causing a jump to location 00000009: 00000009 ← 0000000E + FB Irvine, Kip R. Assembly Language for x86 Processors 7/e, 2015. 77

```
Exercise . . .
If the relative offset is encoded in a single signed byte,
      (a) what is the largest possible backward jump?
      (b) what is the largest possible forward jump?
                 (a) -128
                 (b) +127
                         Irvine, Kip R. Assembly Language for x86
Processors 7/e, 2015.
                                                                          78
```

Irvine, Kip R. Assembly Language for x86 Processors 7/e, 2015.

```
Exercise . . .
                                                 mov ax,6
                                                 mov ecx,4
What will be the final value of AX?
                                                 inc ax
               10
                                                 loop L1
                                                mov ecx,0
How many times will the loop
                                            X2:
execute?
             4,294,967,296
                                                loop X2
                           Irvine, Kip R. Assembly Language for x86
Processors 7/e, 2015.
```

```
Nested Loop
If you need to code a loop within a loop, you must save the
outer loop counter's ECX value. In the following example, the outer loop executes 100 times, and the inner loop 20 times.
   count DWORD ?
                                     ; set outer loop count
       mov ecx,100
       mov count,ecx
                                     ; save outer loop count
; set inner loop count
       mov ecx,20
  L2:
       loop L2
                                      ; repeat the inner loop
       mov ecx,count
loop L1
                                      ; restore outer loop count
; repeat the outer loop
                             Irvine, Kip R. Assembly Language for x86
Processors 7/e, 2015.
                                                                                    80
```

Summing an Integer Array

The following code calculates the sum of an array of 16-bit integers.

```
.data
intarray WORD 100h,200h,300h,400h
.code
   mov edi,OFFSET intarray ; address of intarray
   mov exx,LENGTHOF intarray ; loop counter
   mov ax,0 ; zero the accumulator

L1:
   add ax,[edi] ; add an integer
   add edi,TYPE intarray ; point to next integer
   loop L1 ; repeat until ECX = 0
```

Irvine, Kip R. Assembly Language for x86 Processors 7/e, 2015.

Exercise . . .

What changes would you make to the program on the previous slide if you were summing a doubleword array?

Irvine, Kip R. Assembly Language for x86 Processors 7/e, 2015. 82

Copying a String

The following code copies a string from source to target:

```
.data
source BYTE "This is the source string",0

gooduse of SIZEOF

.code
mov esi,0
mov ecx,SIZEOF source ; loop counter

L1:

mov al,source[esi]
mov target[esi],al
inc esi
loop L1 ; store it in the target
inc esi
loop L1 ; repeat for entire string
```

Exercise . . .

Rewrite the program shown in the previous slide, using indirect addressing rather than indexed addressing.

Irvine, Kip R. Assembly Language for x86 Processors 7/e, 2015. 84

What's Next

- · Data Transfer Instructions
- Addition and Subtraction
- Data-Related Operators and Directives
- · Indirect Addressing
- · JMP and LOOP Instructions
- 64-Bit Programming

Irvine, Kip R. Assembly Language for x86 Processors 7/e, 2015.

85

64-Bit Programming

- MOV instruction in 64-bit mode accepts operands of 8, 16, 32, or 64 bits
- When you move a 8, 16, or 32-bit constant to a 64-bit register, the upper bits of the destination are cleared.
- When you move a memory operand into a 64-bit register, the results vary:
 - 32-bit move clears high bits in destination
 - 8-bit or 16-bit move does not affect high bits in destination

Irvine, Kip R. Assembly Language for x86 Processors 7/e, 2015.

More 64-Bit Programming

- MOVSXD sign extends a 32-bit value into a 64bit destination register
- The OFFSET operator generates a 64-bit address
- LOOP uses the 64-bit RCX register as a counter
- · RSI and RDI are the most common 64-bit index registers for accessing arrays.

Irvine, Kip R. Assembly Language for x86 Processors 7/e, 2015.

Other 64-Bit Notes

- · ADD and SUB affect the flags in the same way as in 32-bit mode
- · You can use scale factors with indexed operands.

Irvine, Kip R. Assembly Language for x86 Processors 7/e, 2015.

Summary

- Data Transfer
 - MOV data transfer from source to destination
 - MOVSX, MOVZX, XCHG
- Operand types

 direct, direct-offset, indirect, indexed
- Arithmetic
 - INC, DEC, ADD, SUB, NEG
 - Sign, Carry, Zero, Overflow flags
- · Operators
- OFFSET, PTR, TYPE, LENGTHOF, SIZEOF, TYPEDEF
- JMP and LOOP branching instructions

Irvine, Kip R. Assembly Language for x86 Processors 7/e, 2015.



Irvine, Kip R. Assembly Language for x86 Processors 7/e, 2015.