

#### **DESCRIPTION**

The Hynix HY57V281620A is a 134,217,728bit CMOS Synchronous DRAM, ideally suited for the Mobile applications which require low power consumption and extended temperature range. HY57V281620A is organized as 4banks of 2,097,152x16

HY57V281620A is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output voltage levels are compatible with LVTTL.

Programmable options include the length of pipeline (Read latency of 2 or 3), the number of consecutive read or write cycles initiated by a single control command (Burst length of 1,2,4,8, or full page), and the burst count sequence(sequential or interleave). A burst of read or write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a new burst read or write command on any cycle. (This pipelined design is not restricted by a '2N' rule.)

#### **FEATURES**

- Single 3.3±0.3V power supply
- All device pins are compatible with LVTTL interface
- JEDEC standard 400mil 54pin TSOP-II with 0.8mm of pin pitch
- All inputs and outputs referenced to positive edge of system clock
- Data mask function by UDQM or LDQM
- Internal four banks operation


- Auto refresh and self refresh
- 4096 refresh cycles / 64ms
- Programmable Burst Length and Burst Type
  - 1, 2, 4, 8 or Full page for Sequential Burst
  - 1, 2, 4 or 8 for Interleave Burst
- Programmable CAS Latency; 2, 3 Clocks

# ORDERING INFORMATION

Part No.	Clock Frequency	Power	Organization	Interface	Package			
HY57V281620AT-KI	133MHz							
HY57V281620AT-HI	133MHz	Normal						
HY57V281620AT-PI	100MHz	Norman		LVTTL	400mil 54pin TSOP II			
HY57V281620AT-SI	100MHz	1	4Banks x 2Mbits					
HY57V281620ALT-KI	133MHz		x16	LVIIL				
HY57V281620ALT-HI	133MHz	Low Power						
HY57V281620ALT-PI	100MHz	Low Fower						
HY57V281620ALT-SI	100MHz							



### **PIN CONFIGURATION**




#### PIN DESCRIPTION

PIN	PIN NAME	DESCRIPTION
CLK	Clock	The system clock input. All other inputs are registered to the SDRAM on the rising edge of CLK
CKE	Clock Enable	Controls internal clock signal and when deactivated, the SDRAM will be one of the states among power down, suspend or self refresh
CS	Chip Select	Enables or disables all inputs except CLK, CKE, UDQM and LDQM
BAO, BA1	Bank Address	Selects bank to be activated during RAS activity Selects bank to be read/written during CAS activity
A0 ~ A11	Address	Row Address: RA0 ~ RA11, Column Address: CA0 ~ CA8 Auto-precharge flag: A10
RAS, CAS, WE	Row Address Strobe, Col- umn Address Strobe, Write Enable	RAS, CAS and WE define the operation Refer function truth table for details
UDQM, LDQM	Data Input/Output Mask	Controls output buffers in read mode and masks input data in write mode
DQ0 ~ DQ15	Data Input/Output	Multiplexed data input / output pin
VDD/VSS	Power Supply/Ground	Power supply for internal circuits and input buffers
VDDQ/VSSQ	Data Output Power/Ground	Power supply for output buffers
NC	No Connection	No connection



### **FUNCTIONAL BLOCK DIAGRAM**

2Mbit x 4banks x 16 I/O Synchronous DRAM





### **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Rating	Unit
Ambient Temperature	ТА	-40 ~ 85	°C
Storage Temperature	TSTG	-55 ~ 125	°C
Voltage on Any Pin relative to VSS	VIN, VOUT	-1.0 ~ 4.6	V
Voltage on VDD relative to VSS	VDD, VDDQ	-1.0 ~ 4.6	V
Short Circuit Output Current	IO S	50	m A
Power Dissipation	PD	1	w
Soldering Temperature · Time	TSOLDER	260 · 10	°C · Sec

Note: Operation at above absolute maximum rating can adversely affect device reliability.

### DC OPERATING CONDITION (TA= -40 to 85°C)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Power Supply Voltage	VDD, VDDQ	3.0	3.3	3.6	V	1
Input High voltage	VIH	2.0	3.0	VDDQ + 0.3	V	1,2
Input Low voltage	VIL	-0.3	0	0.8	V	1,3

#### Note:

1.All voltages are referenced to VSS = 0V

2.VIH(max) is acceptable 5.6V AC pulse width with <=3ns of duration.

3.VIL(min) is acceptable -2.0V AC pulse width with <=3ns of duration.

### AC OPERATING TEST CONDITION (TA = -40 to 85°C, VDD=3.3±0.3V, VSS=0V)

Parameter	Symbol	Value	Unit	Note
AC Input High / Low Level Voltage	VIH / VIL	2.4/0.4	V	
Input Timing Measurement Reference Level Voltage	Vtrip	1.4	V	
Input Rise / Fall Time	tR / tF	1	ns	
Output Timing Measurement Reference Level Voltage	Voutref	1.4	V	
Output Load Capacitance for Access Time Measurement	CL	50	pF	1

#### Note


1.Output load to measure access times is equivalent to two TTL gates and one capacitor (50pF). For details, refer to AC/DC output load circuit



## CAPACITANCE (TA=25°C, f=1MHz)

Parameter	Pin	Symbol	-ні		- 5	Unit	
rarameter	Fin	3 9 111 10 1	Min	Max	Min	Max	Oiiit
Input capacitance	CLK	C 11	2.5	3.5	2.5	4.0	pF
	A0 ~ A11, BA0, BA1, CKE, CS, RAS, CAS, WE, UDQM, LDQM	CI2	2.5	3.8	2.5	5.0	pF
Data input / output capacitance	DQ0 ~ DQ15	C 1/O	4.0	6.5	4.0	6.5	pF

## **OUTPUT LOAD CIRCUIT**



DC Output Load Circuit

AC Output Load Circuit

## DC CHARACTERISTICS I (TA= -40 to 85°C, VDD=3.3±0.3V)

Parameter	Symbol	Min.	Мах	Unit	Note
Input Leakage Current	ILI	-1	1	u A	1
Output Leakage Current	ILO	-1	1	u A	2
Output High Voltage	Vон	2.4	-	V	IOH = -4 m A
Output Low Voltage	VOL	-	0.4	V	IOL = +4 m A

#### Note

 $1.\,\textrm{V\,IN}$  = 0 to 3.6V, AII other pins are not tested under V IN = 0 V

2.DOUT is disabled,  $\mbox{VOUT=0}$  to 3.6



### DC CHARACTERISTICS II (TA= -40 to 85°C, VDD=3.3±0.3V, VSS=0V)

Parameter	Symbol Test Condition				Spe	ed		Unit	Note
rarameter	Symbol	rest condition		-KI	-HI	-PI	-81	Oiiit	Note
Operating Current	IDD1	Burst length=1, One bank acti tRC ≥ tRC(min), IOL=0 mA	ve	120	110	100	100	m A	1
Precharge Standby Current	IDD2P	CKE ≤ VIL (max), tCK = 15ns			2			m A	
in Power Down Mode	IDD2PS	CKE ≤ VIL(max), tCK = ∞			2		m A		
Precharge Standby Current	IDD2N	CKE $\geq$ VIH(min), $\overline{CS} \geq$ VIH(min Input signals are changed one 2clks. All other pins $\geq$ VDD-0.2	time during		20		m A		
in Non Power Down Mode	IDD2NS $CKE \ge VIH(min)$ , $tCK = \infty$ 10 Input signals are stable.								
Active Standby Current	IDD3P	CKE ≤ VIL (max), tCK = 15ns		7	m A				
in Power Down Mode	IDD3PS	CKE ≤ VIL (max), tCK = ∞			7				
Active Standby Current	IDD3N	CKE $\geq$ VIH(min), $\overline{CS} \geq$ VIH(min Input signals are changed one 2clks. All other pins $\geq$ VDD-0.2	time during	40				m A	
THE REPORT OF THE POWER MISSES	IDD3NS	$CKE \ge VIH (min), tCK = \infty$ Input signals are stable.			40	0			
Burst Mode Operating	IDD4	$tCK \ge tCK(min), IOL = 0 mA$	C L = 3	120	120	100	100	m A	1
Current	ent All banks active		C L = 2	120	100	100	90		
Auto Refresh Current	IDD5	tRRC ≥ tRRC (min), All banks ac	tive	240	220	200	200	m A	2
Self Refresh Current	IDD6	IDD6 CKE≤0.2V			2				3
					80		u A	4	

#### Note

1.IDD1 and IDD4 depend on output loading and cycle rates. Specified values are measured with the output open

<sup>2.</sup>Min. of tRRC (Refresh RAS cycle time) is shown at AC CHARACTERISTICS II

<sup>3.</sup>HY57V281620AT-KI/HI/PI/SI

<sup>4.</sup>HY57V281620ALT-KI/HI/PI/SI



# $\textbf{AC CHARACTERISTICS I} \ (\textbf{AC operating conditions unless otherwise noted})$

Para	meter	Symbol	-1	<b>K</b> I	-1	ні	-1	PI	-:	SI	Unit	Note
raia	imeter	3 9 111 10 1	Min	Max	Min	Max	Min	Max	Min	Max	O.III	Note
System Clock CAS Latency = 3		t C K 3	7.5	1000	7.5	1000	10	1000	10	1000	ns	
Cycle Time	CAS Latency = 2	t C K 2	7.5	1000	10	1000	10	1000	12	1000	ns	
Clock High Pulse	Width	t C H W	2.5	-	2.5	-	3	-	3	-	ns	1
Clock Low Pulse V	Vidth	t C L W	2.5	-	2.5	-	3	-	3	-	ns	1
Access Time	CAS Latency = 3	t A C 3	-	5.4	-	5.4	-	6	-	6	ns	2
From Clock	CAS Latency = 2	t A C 2	-	5.4	-	6	-	6	-	6	ns	
Data-Out Hold Tim	ne	t O H	2.5	-	2.5	-	2.5	-	2.5 -		ns	
Data-Input Setup Time		tDS	1.5	-	1.5	-	2	-	2	-	ns	1
Data-Input Hold T	ime	tDH	0.8	-	0.8	-	1	-	1	-	ns	1
Address Setup Tir	me	tAS	1.5	-	1.5	-	2	-	2	-	ns	1
Address Hold Tim	е	tAH	0.8	-	0.8	-	1	-	1	-	ns	1
CKE Setup Time		tCKS	1.5	-	1.5	-	2	-	2	-	ns	1
CKE Hold Time		tCKH	0.8	-	0.8	-	1	-	1	-	ns	1
Command Setup 7	Time	tCS	1.5	-	1.5	-	2	-	2	-	ns	1
Command Hold Time		tCH	0.8	-	0.8	-	1	-	1	-	ns	1
CLK to Data Output in Low-Z Time		tOLZ	1	-	1	-	1	-	1	-	ns	
CLK to Data Output in High-Z	CAS Latency = 3	tOHZ3	2.7	5.4	2.7	5.4	3	6	3	6	ns	
Time	CAS Latency = 2	tOHZ2	2.7	5.4	3	6	3	6	3	6	ns	

#### Note

<sup>1.</sup>Assume tR / tF (input rise and fall time ) is 1ns

If tR & tF > 1ns, then [(tR+tF)/2-1]ns should be added to the parameter

 $<sup>2.\</sup>mbox{Access times}$  to be measured with input signals of  $1\mbox{v/ns}$  edge rate, from  $0.8\mbox{v}$  to  $2.0\mbox{v}$ 

If tR > 1ns, then (tR/2-0.5)ns should be added to the parameter



# **AC CHARACTERISTICS II**

Boro	meter	Symbol	-1	кі	-	ні	- F	PI	-	SI	Unit	Note
Para	meter	Symbol .	Min	Max	Min	Max	Min	Max	Min	Max	Onit	Note
RAS Cycle Time	Operation	tRC	60	-	6 5	-	70	-	7 0	-	ns	
KAS Cycle Time	Auto Refresh	tRRC	60	-	6 5	-	70	-	7 0	-	ns	
RAS to CAS Delay	,	tRCD	15	-	2 0	-	20	-	2 0	-	ns	
RAS Active Time		tRAS	45	100K	4 5	100K	50	100K	5 0	100K	ns	
RAS Precharge Ti	m e	tRP	15	-	2 0	-	20	-	2 0	-	ns	
RAS toRAS Bank	Active Delay	t R R D	15	-	1 5	-	20	-	2 0	-	ns	
CAS to CAS Delay	1	tCCD	1	-	1	-	1	-	1	-	CLK	
Write Command to	Data-In Delay	t W T L	0	-	0	-	0	-	0	-	CLK	
Data-In to Prechar	ge Command	tDPL	2	-	2	-	2	-	2	-	CLK	
Data-In to Active C	Command	tDAL	4	-	5	-	3	-	4	-	CLK	
DQM to Data-Out F	Hi-Z	tDQZ	2	-	2	-	2	-	2	-	CLK	
DQM to Data-In Ma	ask	tDQM	0	-	0	-	0	-	0	-	CLK	
MRS to New Comr	mand	t M R D	2	-	2	-	2	-	2	-	CLK	
Precharge to Data	CAS Latency = 3	tPROZ3	3	-	3	-	3	-	3	-	CLK	
Output Hi-Z	CAS Latency = 2	tPROZ2	2	-	2	-	2	-	2	-	CLK	
Power Down Exit T	Γime	tPDE	1	-	1	-	1	-	1	-	CLK	
Self Refresh Exit T	Time	tSRE	1	-	1	-	1	-	1	-	CLK	1
Refresh Time		tREF	-	64	-	6 4	-	64	-	64	m s	

#### Note:

1. A new command can be given tRRC after self refresh exit



### **DEVICE OPERATING OPTION TABLE**

### HY57V281620A(L)T-KI

	CAS Latency	tRCD	tRAS	tRC	tRP	t A C	t O H
133MHz(7.5ns)	2CLKs	2CLKs	6CLKs	8CLKs	2CLKs	5.4ns	2.5ns
100MHz(10ns)	2CLKs	2CLKs	5CLKs	7CLKs	2CLKs	6 n s	2.5ns

### HY57V281620A(L)T-HI

	CAS Latency	tRCD	t R A S	tRC	tRP	t A C	t O H
133MHz(7.5ns)	3CLKs	3CLKs	6CLKs	9CLKs	3CLKs	5.4ns	2.5ns
100MHz(10ns)	3CLKs	3CLKs	6CLKs	9CLKs	3CLKs	6 n s	2.5ns

### HY57V281620A(L)T-PI

	C A S Latency	tRCD	t R A S	tRC	tRP	t A C	t O H
100MHz(10ns)	2CLKs	2CLKs	5 C L K s	7CLKs	2CLKs	6 n s	2.5ns
83MHz(12ns)	2CLKs	2CLKs	5CLKs	7CLKs	2CLKs	6 n s	2.5ns

# HY57V281620A(L)T-SI

	C A S Latency	t R C D	t R A S	tRC	tRP	t A C	t O H
100MHz(10ns)	3 C L K s	2CLKs	5 C L K s	7CLKs	2CLKs	6 n s	2.5ns
83 M H z (12 n s)	2CLKs	2CLKs	5 C L K s	7CLKs	2CLKs	6 n s	3 n s



# **COMMAND TRUTH TABLE**

Command		CKEn-1	CKEn	c s	RAS	CAS	WE	DQM	ADDR	A10/ AP	ВА	Note
Mode Register Set		н	Х	L	L	L.	L	Х	OP code			
No Operation		Н	Х	Н	Х	Х	Х	Х		Х		
				L	Н	Н	Н	^		^		
Bank Active		Н	Х	L	L	Н	Н	Х	R A V			
Read		н	Х	L	Н	L	Н	х	C A	L	V	
Read with Autoprecharge										Н	, v	
Write		н	Х	L	Н	L	L	х	C A	L	V	
Write with Autoprecharge		П								Н		
Precharge All Banks		н	Х	L	L	н	L	х	Х	Н	Х	
Precharge selected Bank										L	V	
Burst Stop		Н	Х	L	Н	Н	L	Х	Х			
DQM	DQM		Х				V	Х				
Auto Refresh		н	Н	L	L	L	Н	Х	Х			
	Entry	Н	L	L	L	L	Н	Х	х			
Self Refresh <sup>1</sup>	Exit	L	н	Н	Х	Х	Х	X				ļ
				L	Н	Н	Н					
Precharge power down	Entry	Н	L	Н	Х	Х	Х	×		ļ		
				L	Н	Н	Н		х			
	Exit	L	н	Н	Х	Х	Х					
				L	Н	Н	Н					<u> </u>
Clock Suspend	Entry	н	L	Н	Х	Х	Х	Х				
				L	V	V	V		Х			
Exit		L	Н	X								

#### Note

<sup>1.</sup> Exiting Self Refresh occurs by asynchronously bringing CKE from low to high

<sup>2.</sup> X = Don't care, H = Logic High, L = Logic Low. BA =Bank Address, RA = Row Address, CA = Column Address, Opcode = Operand Code, NOP = No Operation



### **PACKAGE INFORMATION**

400mil 54pin Thin Small Outline Package

