232 Project Journal:

M1:

→ Translated Algorithm into RISC-V to get an impression of what instructions are required:

Euclid's algorithm in RISC-V assembly:

relPrime:	addi sp, sp, -16	gcd:	addi sp, sp, -4
	sw ra, 0(sp)		sw ra, 0(sp)
	sw s0, 4(sp)		beq a0, x0, returnb
	sw s1, 8(sp)	loop:	beq a1, x0, returna
	addi s0, x0, 2		blt a1, a0, agreater
	addi s1, x0, 1		sub a1, a1, a0
	sw a0, 12(sp)		jal x0, loop
loop:	addi a1, s0, 0	agreater:	sub a0, a0, a1
	lw a0, 12(sp)		jal x0, loop
	jal ra, gcd	returnb:	addi a0, a1, 0
	beq a0, s1, done	returna:	lw ra, 0(sp)
	addi s0, s0, 1		addi sp, sp, 4
	jal x0, loop		jalr x0, ra
done:	addi a0, s0, 0		
	lw ra, 0(sp)		
	lw s0, 4(sp)		
	lw s1, 8(sp)		
	addi sp, sp, 16		
	jalr x0, ra		

Required Instructions:

```
addi rd, rs, imm
sub rd, rs1, rs2
sw rd, imm (rs)
lw rd, imm (rs)
beq rs1, rs2, imm
blt rs1, rs2, imm
jal rd, imm
jalr rd, imm
```

→ Few optimization strategies for further thought:

Optimization:

Do not assign zero register but rather use value 1 in x0. Enables imm values for stack frame building by using shift instructions. Also enables beq without first assigning value to register. Introducing, bez (branch equal zero) instruction.