CSSE 232 COMP ARCH 1 DESIGN DOCUMENT

TEAM:

Drew Kilner, Yash Anand, Julian Ferrer Rodriguez, Eli Granade, Ziyu Xie

	A one paragraph description of your design at a high level including your design shilosophy.
	and store design mimicking RISC-V at first to ensure full functionality first the same design philosophies.
	Bottom-up approach with a solid foundation eliminates repeated useless work.
	Before starting work, have a clear definition of the task at hand and the desired outcomes first.
	Hardware components defined by Verilog should vigorously and holistically tested and debugged before assembly software implementation.
the booting eliming satisf	full functionality is achieved, optimize for performance (defined below) of enchmark version of Euclid's Algorithm. New instructions specifically nized for this task seems the most direct. This can later result in the nation of other instructions (given processor still is general purpose), which fies the simplicity rule. Combination with accumulator is a stretch goal, if proven contribution to performance, or with extra time.
	A description of how you plan on measuring "performance" of your processor.
Time	it takes to run Euclid's Algorithm for the same numbers.

Euclid's algorithm in MISC assembly:

relPrime:	addi sp, sp, -16	
	sw ra, 0(sp)	gcd:

sw s0, 4(sp) sw ra, 0(sp)

sw s1, 8(sp) beq a0, x0, returnb

addi sp, sp, -4

addi s0, x0, 2 loop: beq a1, x0, returna addi s1, x0, 1 blt a1, a0, agreater

sw a0, 12(sp) sub a1, a1, a0

loop: addi a1, s0, 0 jal x0, loop

lw a0, 12(sp) agreater: sub a0, a0, a1

jal ra, gcd jal x0, loop

beq a0, s1, done returnb: addi a0, a1, 0

addi s0, s0, 1 returna: lw ra, 0(sp)

jal x0, loop addi sp, sp, 4

done: addi a0, s0, 0 jalr x0, ra

lw ra, 0(sp)

lw s0, 4(sp)

lw s1, 8(sp)

addi sp, sp, 16

jalr x0, ra

Instructions:

inst	fmt	func	opcode	description
add	R	0000	000	R[rd] = R[rs1] + R[rs2]
sub	R	0001	000	R[rd] = R[rs1] - R[rs2]
or	R	0010	000	$R[rd] = R[rs1] \mid R[rs2]$
and	R	0011	000	R[rd] = R[rs1] & R[rs2]
addi	I	00	001	R[rd] = R[rs1] + SE(imm)
sli	I	01	001	$R[rd] = R[rs1] \ll imm$
sri	I	10	001	R[rd] = R[rs1] >> imm
xori	I	11	001	$R[rd] = R[rs1] ^ SE(imm)$
lw	М		010	R[rd] = M[R[rs1] + SE(imm)]
SW	М		011	M[R[rs1] + SE(imm)] = R[rd]

beq	В	100	If(rs1==rs2) PC += SE(imm) << 1
blt	В	101	If(rs1 <rs2) PC += SE(imm) << 1</rs2)
jal	J	110	R[rd] = PC+4 PC += SE(imm) << 1
jalr	I	111	R[rd] = PC+4 PC = R[rd] + SE(imm)

15	14	13	12	11 9	8	6	5	3	2	0	Туре
func[[3:2]	func	[1:0]	rs2	r	s1	r	d		ор	R
fu	nc		imm[4:	0]	r	s1	r	d		ор	I
	imm[6:3]		rs2	r	s1	imm[2:0]		ор	В
		imm[6	:0]		r	s1	r	d		ор	М
imm[9:0]					r	d		ор	J		

Instruction	Definitions
add	Takes the last two registers, adds the values, then puts it
	in the first register.
sub	Subtracts the last register from the second, then puts it in
	the first.
or	Takes the last two registers and bitwise ors their values
	then puts the result in the first
and	Takes the las two registers and bitwise ands their values
	then puts the result in the first
addi	Takes the second register and the immediate and adds it to
	the first register.
sli	Takes the second register and shifts it left the immediate
	number of times, then puts it in the first register.
sri	Takes the second register and shifts it right the immediate
	number of times, then puts it in the first register.
	This operation does not sign extend the shifted bits.
xori	Takes the second register and xori's it with the immediate,
	then puts it into the first register.

Lw	Loads a 8 bit word out of the memory address equal to the second register plus the immediate, and puts it in the first register
Sw	Takes a 8 bit word out of the first register and puts it in the memory address euqal to the second register plus the immediate
beq	If the two registers are equal, then then bit shift the immediate left and add it to the program counter
blt	If the first register is less than the second register, then then bit shift the immediate left and add it to the program counter
jal	Put the current PC into the first register, add four to it, then bit shift the immediate left and add that to the PC
jalr	Put the current PC into the first register, add four to it, then add the second register and the immediate then put that into the PC

Example Commands in both MISK-V assembly and machine code:

address	assembly	Machine code	comments	
0x0000	Addi x5, x4, 12	0001 1001	//an add immediate	
		0010 1001	instruction	
0x0002	Sub x5, x4, x5	0001 1011	// subtract instruction	
		0010 1000		
0x0004	Jalr x1, 0(x1)	0000 0000	//a jump and link instruction	
		0100 1111	to the old return address	

Checklist

Your pr	ocessor	must be	capable	of execu	iting p	orograms	stored in	an	externa
memory	with wl	hich it co	mmunica	tes using	g:				

- A 16-bit address bus, using byte addressing
- A 16-bit data bus, meaning all instructions are 16 bits
- A mechanism for basic input (i.e. you should not need to recompile your design to change the input to your demo code), and
- A mechanism for basic output (i.e. it should be easy to see the results of your computation).

Your instruction set:

- Must be capable of performing general computations, and
- Must support parameterized and nested procedures.

Additionally, your processor could support some of these:

- Interrupts
- Exceptions
- Reading from an input port which is at least 4-bits, and
- Reading from and writing to a special 16-bit display register

Regist	Nam	Description	Saver
er	е		
x0	zero	This register is always zero	-
x1	ra	This is the return address	caller
x2	sp	This is the stack pointer	-
х3	at	This is the assembler temporarty	-
x4	a0	This is a temporary register that is used for function	callee
x5	a1	inputs and function return values	
x6	s0	These are usable saved registers	caller
x7	s1		

□ You should draw a memory map allocating space for text, data, and any special addresses your design needs.

16-bit address bus 0xFFFF or 65536 addresses

Minimum needed: Instruction Memory + Data Memory

32 lines for Euclid, each 16 bit.

Decision: Word size one byte.

2 addresses for each instruction, 64 minimum

Decision:

 $2^{13} = 8192 = 0x2000$ for instruction memory

 $2^{12} = 4096 = 0x1000$ reserved

The rest is data

Memory Map

0x0000 to 0x0FFF Reserved

0x1000 to 0x3FFF Instruction Memory

0x4000 to 0xFFFF Data

(Can break data into dynamic, static, stack later if needed, but for now it's just a stack that grows from top to bottom)

- An unambiguous English description of each machine language instruction format type and its semantics including a visual depiction of the allocation of bits in each instruction type (like on the green sheet).
- An unambiguous English description of the syntax and semantics of each instruction (see Figure 2.1 on page 69 of the book).

RISC-V operands

Name	Example	Comments				
32 registers	x0-x31	Fast locations for data. In RISC-V, data must be in registers to perform arithmetic. Register xO always equals 0.				
2 ³⁰ memory words	Memory[0], Memory[4],, Memory[4,294,967,292]	Accessed only by data transfer instructions. RISC-V uses byte addresses, so sequential word accesses differ by 4. Memory holds data structures, arrays, and spilled registers.				

RISC-V assembly language

Category	Instruction	Example	Meaning	Comments
	Add	add x5, x6, x7	x5 = x6 + x7	Three register operands; add
Arithmetic	Subtract	sub x5, x6, x7	x5 = x6 - x7	Three register operands; subtract
	Add immediate	addi x5, x6, 20	x5 = x6 + 20	Used to add constants
	Load word	lw x5, 40(x6)	x5 = Memory[x6 + 40]	Word from memory to register
	Load word, unsigned	1wu x5, 40(x6)	x5 = Memory[x6 + 40]	Unsigned word from memory to register
	Store word	sw x5, 40(x6)	Memory[x6 + 40] = x5	Word from register to memory
	Load halfword	1h x5, 40(x6)	x5 = Memory[x6 + 40]	Halfword from memory to register
Data transfer	Load halfword, unsigned	1hu x5, 40(x6)	x5 = Memory[x6 + 40]	Unsigned halfword from memory to register
	Store halfword	sh x5, 40(x6)	Memory[x6 + 40] = x5	Halfword from register to memory
	Load byte	1b x5, 40(x6)	x5 = Memory[x6 + 40]	Byte from memory to register
	Load byte, unsigned	1bu x5, 40(x6)	x5 = Memory[x6 + 40]	Byte unsigned from memory to register
	Store byte	sb x5, 40(x6)	Memory[x6 + 40] = x5	Byte from register to memory
	Load reserved	1r.d x5, (x6)	x5 = Memory[x6]	Load; 1st half of atomic swap
	Store conditional	sc.d x7, x5, (x6)	Memory[x6] = x5; $x7 = 0/1$	Store; 2nd half of atomic swap
	Load upper immediate	lui x5, 0x12345	x5 = 0x12345000	Loads 20-bit constant shifted left 12 bits
	And	and x5, x6, x7	x5 = x6 & x7	Three reg. operands; bit-by-bit AND
	Inclusive or	or x5, x6, x8	x5 = x6 x8	Three reg. operands; bit-by-bit OR
Logical	Exclusive or	xor x5, x6, x9	$x5 = x6 ^ x9$	Three reg. operands; bit-by-bit XOR
Logical	And immediate	andi x5, x6, 20	x5 = x6 & 20	Bit-by-bit AND reg. with constant
	Inclusive or immediate	ori x5, x6, 20	x5 = x6 20	Bit-by-bit OR reg. with constant
	Exclusive or immediate	xori x5, x6, 20	x5 = x6 ^ 20	Bit-by-bit XOR reg. with constant
	Shift left logical	sll x5, x6, x7	x5 = x6 << x7	Shift left by register
	Shift right logical	srl x5, x6, x7	x5 = x6 >> x7	Shift right by register
	Shift right arithmetic	sra x5, x6, x7	x5 = x6 >> x7	Arithmetic shift right by register
Shift	Shift left logical immediate	slli x5, x6, 3	x5 = x6 << 3	Shift left by immediate
	Shift right logical immediate	srli x5, x6, 3	x5 = x6 >> 3	Shift right by immediate
	Shift right arithmetic immediate	srai x5, x6, 3	x5 = x6 >> 3	Arithmetic shift right by immediate

FIGURE 2.1 RISC-V assembly language revealed in this chapter. This information is also found in Column 1 of the RISC-V Reference Data Card at the front of this book.

	The rule	e for	translating	each	n assemb	oly	language	instruc	tion	into	machine	language.
--	----------	-------	-------------	------	----------	-----	----------	---------	------	------	---------	-----------

A section describing each addressing mode your processor will use, explain how
immediate bits are manipulated by each instruction type. be defined (i.e. is branch
PC relative?).

- An explanation of any procedure call conventions, especially relating to register and stack use. You should write a minimum working example of procedure calling in your ISA.
- Example assembly language program demonstrating that your instruction set supports a program to find relative primes using the algorithm on the project page.

RISC-V Done Above

- Assembly language fragments for common operations. For example, this might be loading an address into a register, iteration, conditional statements, reading data from the input port, reading from the input port, and writing to the output port.
- Machine language translations of your assembly programs (relprime and your fragments). This code should be appropriately commented, and formatted such that the addresses and machine translations of each instruction is easily seen:

Address	Assembly	Machine code	Comments
0x0000	add x1, x2, x3	0101 1010 1111 0000	//an add instruction
0x0002	L: beq x1, x8, L	0101 1010 1111 0000	//a branch with a label

As an example of a professional report on a processor you can reference <u>the data sheet for the MIPS R4300i processor</u>. This has much more information than you will have ready during this milestone, but you should reference it early and often.

- 2. An individual design journal for each member. This must:
 - Include details about what that member worked on for the week (including time taken)
 - Include design decisions the team and individual member made during this milestone, including summary of meetings' outcomes, and work that may not be reflected in the design journal.
 - Include a list of tasks the member was assigned for the next milestone (planning for the next Milestone), including estimated time required for each task.
 - Be committed by the individual author. Each member must commit their own log. Teammates cannot do this for you.
 - If you need help writing the journal, try adding one or two sentences for each work session in the form "I did X because of Y". The

justification ("Y") is really important to show the depth of your design process.