In22-S2-CS1050 - Computer Organization and Digital Design

Lab 9 - 10 NANO-PROCESSOR

Design Competition Lab Report

Abhayawickrama G.M.A.M. 220011G Gangadari M.D.S. 220178X Senevirathne S.M.P.U. 220599M Weerawansa M.S.I. 220690J

TABLE OF CONTENTS

TABLE OF CONTENTS	2
1. Basic Nano-processor	6
1.1. Introduction	6
1.2. VHDL Design Source Codes	7
1.2.1. 4-bit Add/Subtract Unit	7
1.2.2. 3-bit Adder for Program Counter	9
1.2.3. 2-way 3-bit Multiplexer	
1.2.4. 2-way 4-bit Multiplexer	11
1.2.5. 8-way 4-bit Multiplexer	11
1.2.6. Register Bank	13
1.2.7. Program ROM	15
1.2.8. Instruction Decoder	
1.2.9. Nano Processor.	17
1.3. Elaborated Design Schematics	22
1.3.1. 4-bit Add/Subtract Unit	22
1.3.2. 3-bit Adder for Program Counter	22
1.3.3. 2-way 3-bit Multiplexer	23
1.3.4. 2-way 4-bit Multiplexer	24
1.3.5. 8-way 4-bit Multiplexer	
1.3.6. Register Bank	26
1.3.7. Program ROM	27
1.3.8. Instruction Decoder	
1.3.9. Nano Processor.	27
1.4. Timing Diagrams	
1.4.1. 2-way 3-bit Mux	28
1.4.2. 2-way 4-bit Mux	28
1.4.3. 8-way 4-bit Mux	28
1.4.4. Register Bank	29
1.4.5. Program ROM	29
1.4.6. 4-bit Add/Subtract Unit	29
1.4.7. 3-bit Adder for Program Counter	30
1.4.8. Program Counter	
1.4.9. Instruction Decoder	
1.4.10. Nano Processor	30
2. Improved Nano-processor	
2.1. Processor Details	
2.1.1. Features	
2.1.2. Improvements	
2.1.3. Instruction Set	
2.1.4. Elaborated Schematic Diagram	32

2.2. Slow Clock.	33
2.2.1. Component Details	33
2.2.2. VHDL Design Source Code	33
2.3. 4-bit Comparator	34
2.3.1. Component Details	34
2.3.2. VHDL Design Source Code	34
2.3.3. Elaborated Design Schematic	36
2.3.4. Timing Diagram	36
2.4. 4-bit Carry Look Ahead Adder Subtractor	37
2.4.1. Component Details	37
2.4.2. VHDL Design Source Code	37
2.4.3. Elaborated Design Schematic	40
2.4.4. Timing Diagram	40
2.5. 4-bit Adder for Program Counter	41
2.5.1. Component Details	41
2.5.2. VHDL Design Source Codes	41
2.5.3. Elaborated Design Schematic	42
2.5.4. Timing Diagram	42
2.6. 4-bit Program Counter	43
2.6.1. Component Details	43
2.6.2. VHDL Design Source Code	43
2.6.3. Elaborated Design Schematic	45
2.6.4 Timing Diagram	45
2.7. 2-way 4-bit Multiplexer	46
2.7.1. Component Details	46
2.7.2. VHDL Design Source Code	46
2.7.3. Elaborated Design Schematic	47
2.7.4. Timing Diagram	47
2.8. 8-way 4-bit Multiplexer	48
2.8.1. Component Details	48
2.8.2. VHDL Design Source Code	48
2.8.3. Elaborated Design Schematic	50
2.8.4. Timing Diagram	50
2.9. Register Bank	51
2.9.1. Component Details	51
2.9.2. VHDL Design Source Code	51
2.9.3. Elaborated Design Schematic	54
2.9.4. Timing Diagram	54
2.10. Program ROM	55
2.10.1 Component Details	55
2.10.2. VHDL Design Source Code	55
2.10.3. Elaborated Design Schematic	56
2.10.4.Timing Diagram	56

2.11. LUT for 7-segment Display	57
2.11.1. Component Details	57
2.11.2. VHDL Design Source Code	57
2.12. Instruction Decoder.	58
2.12.1. Component Details	58
2.12.2. VHDL Design Source Code	59
2.12.3. Elaborated Design Schamatic.	60
2.12.3. Timing Diagram.	60
2.13. Nano-processor.	61
2.13.1. Component Details	61
2.13.2. VHDL Design Source Code	61
2.13.3. Elaborated Design Schematic	66
2.13.4. Timing Diagram.	
3. Sub-Components	67
3.1. Full Adder for 4-bit Carry Look Ahead Adder Subtractor	67
3.2. Carry Look Ahead Logic Unit for 4-bit Carry Look Ahead Adder Subtractor	68
3.3. D Flip-flop	68
3.4. Half Adder	69
3.5. Decoder_2_to_4	69
3.6. Decoder_3_to_8	70
3.7. Comparator Latch for the 4-bit Comparator	71
3.8. Full Adder	71
3.9. MUX_8_to_1	72
3.10. 4-Bit Register	73
3.11. 2-way 3-bit MUX	74
4. Legend for the Number System	75
5. Compiler for Improved Nanoprocessor	76
5.1. Details	76
5.2. Source Code	76
6. Code Examples for the Improved Nano-Processor	81
6.1. Fibonacci Sequence	81
6.1.1. Assembly Code	81
6.1.2. Machine Code (Compiler Output)	81
6.2. Iteratively add 1+2+3	82
6.2.1. Assembly Code	82
6.2.2. Machine Code (Compiler Output)	82
6.3. A Program to showcase If and Comparator related instructions	83
6.3.1. Assembly Code	83
6.3.2. Machine Code (Compiler Output)	83
Enlarged Elaborated Design Schematic	84
Contribution of Each Team Member.	85

This page is intentionally left blank.

1. Basic Nano-processor

1.1. Introduction

• The objective of this lab aimed to design a 4-bit processor that can execute the following instructions.

1. **MOVI R, d** - Move immediate 4-bit value d to register R.

2. **ADD** Ra, Rb - Add values in register Ra & Rb and store the result in Ra.

3. **NEG R** - 2's complement of the binary value in register R.

4. **JZR R**, **d** - Jump to line d(of instructions) if the value in register R is 0.

• To build such a processor, the following components should be designed first.

- 1. 4-bit Add/Subtract Unit
- 2. 3-bit Adder
- 3. 3-bit Program Counter
- 4. 2-way 3-bit Multiplexer
- 5. 2-way 4-bit Multiplexer
- 6. 8-way 4-bit Multiplexer
- 7. Register Bank
- 8. Program ROM
- 9. Instruction Decoder
- After creating the above components, they were connected to the instruction decoder using buses.
- Then the design was simulated and tested on a Basys 3 board.

1.2. VHDL Design Source Codes

1.2.1. 4-bit Add/Subtract Unit

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Add Sub 4 is
    Port ( S in1 : in STD LOGIC VECTOR (3 downto 0);
            S in2 : in STD LOGIC VECTOR (3 downto 0);
            OpSel : in STD LOGIC;
            S out : out STD LOGIC VECTOR (3 downto 0);
            Carry : out STD LOGIC;
            OverFlow : out STD LOGIC;
            Zero : out STD LOGIC);
end Add Sub 4;
architecture Behavioral of Add Sub 4 is
component FA
Port ( A : in STD_LOGIC;
       B : in STD LOGIC;
       C in : in STD LOGIC;
       S : out STD LOGIC;
       C out : out STD LOGIC);
end component;
SIGNAL S0,S1,S2,S3,C0,C1,C2,C3,I0,I1,I2,I3 : std logic;
begin
I0 <= OpSel XOR S in1(0);</pre>
I1 <= OpSel XOR S in1(1);</pre>
I2 <= OpSel XOR S in1(2);</pre>
I3 \leq OpSel XOR S in1(3);
FA_0 : FA
port map (
   A => S in2(0),
   B \Rightarrow I0,
    C in => OpSel,
    s \Rightarrow s0,
    C out => C0
    );
FA 1 : FA
port map (
   A => S_{in2(1)},
    B \Rightarrow I1,
    C in => C0,
```

```
s \Rightarrow s1,
     C_out => C1
     );
FA_2 : FA
port map(
    A \Rightarrow S_{in2(2)}
    B \Rightarrow I2,
    C in => C1,
    s \Rightarrow s2,
     C out => C2
     );
FA_3 : FA
port map(
    A \Rightarrow S_{in2(3)}
    B => 13,
    C_in => C2,
    s \Rightarrow s3,
    C out => C3
     );
Zero <= not(S0 or S1 or S2 or S3);</pre>
Carry <= C3;
S \text{ out}(0) \leq S0;
S out(1) <= S1;
S_out(2) <= S2;</pre>
S_out(3) <= S3;</pre>
OverFlow <= C2 xor C3;
end Behavioral;
```

- Timing diagram can be found <u>here</u>.
- Elaborated design schematic can be found <u>here</u>.

1.2.2. 3-bit Adder for Program Counter

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity RCA 3 is
    Port ( I : in STD LOGIC VECTOR (2 downto 0);
            S out : out STD LOGIC VECTOR (2 downto 0));
end RCA 3;
architecture Behavioral of RCA 3 is
    component FA
         Port ( A : in STD LOGIC;
                 B : in STD LOGIC;
                 C in : in STD LOGIC;
                 S : out STD LOGIC;
                 C_out : out STD_LOGIC);
    end component;
    SIGNAL FAO S, FA1 S, FA2 S, FA0 C, FA1 C, FA2 C, Carry : std logic;
    SIGNAL S : std logic vector(2 downto 0);
begin
    FA 0 : FA
    port map(
         A \Rightarrow I(0),
         B => '1',
         C in => '0',
         S \Rightarrow S(0),
         C \text{ out } => FA0 C );
    FA_1 : FA
    port map (
             A => I(1),
             B => '0',
             C in => FA0 C,
             S \Rightarrow S(1),
             C \text{ out } \Rightarrow FA1 C );
    FA 2 : FA
     port map(
               A \Rightarrow I(2),
               B => '0',
               C in => FA1 C,
                S \Rightarrow S(2),
                C out => Carry );
```

```
S_out <= S;
end Behavioral;</pre>
```

- Timing diagram can be found <u>here</u>.
- Elaborated design schematic can be found <u>here</u>.

1.2.3. 2-way 3-bit Multiplexer

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity MUX 2_way_3_bit is
    Port ( IO : in STD_LOGIC_VECTOR (2 downto 0);
        II : in STD_LOGIC_VECTOR (2 downto 0);
        S : in STD_LOGIC;
        Y : out STD_LOGIC_VECTOR (2 downto 0));
end MUX_2_way_3_bit;
architecture Behavioral of MUX_2_way_3_bit is
begin

Y(0) <= ( IO(0) AND NOT S ) OR ( II(0) AND S );
Y(1) <= ( IO(1) AND NOT S ) OR ( II(1) AND S );
Y(2) <= ( IO(2) AND NOT S ) OR ( II(2) AND S );
end Behavioral;</pre>
```

- Timing diagram can be found <u>here</u>.
- Elaborated design schematic can be found <u>here</u>.

1.2.4. 2-way 4-bit Multiplexer

- Timing diagram can be found <u>here</u>.
- Elaborated design schematic can be found <u>here</u>.

1.2.5. 8-way 4-bit Multiplexer

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity MUX 8 way 4 bit is
    Port ( I0 : in STD LOGIC VECTOR (3 downto 0);
           I1 : in STD LOGIC VECTOR (3 downto 0);
           12 : in STD LOGIC VECTOR (3 downto 0);
           I3 : in STD LOGIC VECTOR (3 downto 0);
           I4 : in STD LOGIC VECTOR (3 downto 0);
           I5 : in STD_LOGIC_VECTOR (3 downto 0);
           16 : in STD LOGIC VECTOR (3 downto 0);
           17 : in STD LOGIC VECTOR (3 downto 0);
           S in : in STD LOGIC VECTOR (2 downto 0);
           Y out : out STD LOGIC VECTOR (3 downto 0));
end MUX 8 way 4 bit;
architecture Behavioral of MUX 8 way 4 bit is
component MUX 8 to 1
    Port ( I : in STD LOGIC VECTOR (7 downto 0);
           S : in STD LOGIC VECTOR (2 downto 0);
           EN : in STD LOGIC;
           Y : out STD LOGIC);
end component;
--signal A, B, C, D : STD LOGIC;
```

```
begin
MUX_8_{to}1_0 : MUX_8_{to}1
    PORT MAP (
          I(0) => I0(0),
          I(1) \Rightarrow I1(0),
          I(2) => I2(0),
          I(3) => I3(0),
          I(4) => I4(0),
          I(5) => I5(0),
          I(6) => I6(0),
          I(7) \Rightarrow I7(0),
          S \Rightarrow S in,
          Y \Rightarrow Y \text{ out}(0),
          EN => '1'
          );
MUX 8 to 1 1 : MUX 8 to 1
     PORT MAP (
          I(0) => I0(1),
          I(1) \Rightarrow I1(1),
          I(2) => I2(1),
          I(3) \Rightarrow I3(1),
          I(4) \implies I4(1),
          I(5) => I5(1),
          I(6) => I6(1),
          I(7) \Rightarrow I7(1),
          S \Rightarrow S in,
          Y \Rightarrow Y \text{ out}(1),
          EN => '1'
          );
MUX 8 to 1 2 : MUX 8 to 1
     PORT MAP (
          I(0) => I0(2),
          I(1) => I1(2),
          I(2) => I2(2),
          I(3) => I3(2),
          I(4) => I4(2),
          I(5) => I5(2),
          I(6) \Rightarrow I6(2),
          I(7) \Rightarrow I7(2),
          S \Rightarrow S in,
          Y \Rightarrow Y \text{ out } (2),
          EN => '1'
          );
MUX 8 to 1 3 : MUX 8 to 1
     PORT MAP (
          I(0) => I0(3),
          I(1) => I1(3),
          I(2) => I2(3),
          I(3) => I3(3),
          I(4) => I4(3),
          I(5) => I5(3),
          I(6) => I6(3),
          I(7) => I7(3),
```

```
S => S_in,
Y => Y_out(3),
EN => '1'
);
end Behavioral;
```

- Timing diagram can be found <u>here</u>.
- Elaborated design schematic can be found <u>here</u>.

1.2.6. Register Bank

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity RegisterBank is
    Port ( S : in STD LOGIC VECTOR (2 downto 0);
           RB in : in STD LOGIC VECTOR (3 downto 0);
           CLK in : in STD LOGIC;
           RO out : out STD LOGIC VECTOR (3 downto 0);
           R1 out : out STD LOGIC VECTOR (3 downto 0);
           R2 out : out STD LOGIC VECTOR (3 downto 0);
           R3 out : out STD LOGIC VECTOR (3 downto 0);
           R4 out : out STD LOGIC VECTOR (3 downto 0);
           R5_out : out STD_LOGIC_VECTOR (3 downto 0);
           R6 out : out STD LOGIC VECTOR (3 downto 0);
           R7 out : out STD LOGIC VECTOR (3 downto 0));
end RegisterBank;
architecture Behavioral of RegisterBank is
component Decoder 3 to 8
    Port ( I : in STD LOGIC VECTOR (2 downto 0);
           EN : in STD LOGIC;
           Y : out STD LOGIC VECTOR (7 downto 0));
end component;
component Register 4 bit
    Port ( R in : in STD LOGIC VECTOR (3 downto 0);
           EN : in STD LOGIC;
           CLK : in STD LOGIC;
           R out : out STD LOGIC VECTOR (3 downto 0));
end component;
signal tempEN : STD LOGIC VECTOR (7 downto 0);
begin
Decoder 3 to 8 0 : Decoder 3 to 8
    port map(
        I \Rightarrow S
        EN = '1'
        Y => tempEN);
Register 4 bit 0 : Register 4 bit
    port map (
        R in => "0000",
        EN => '1',
```

```
CLK => CLK in,
         R \text{ out} \Rightarrow R0 \text{ out};
Register 4 bit 1 : Register 4 bit
    port map (
         R in => RB in,
         EN =   tempEN(1),
         CLK => CLK_in,
         R \text{ out} \Rightarrow R1 \text{ out};
Register_4_bit_2 : Register_4_bit
    port map (
         R in => RB in,
         EN =  tempEN(2),
         CLK => CLK in,
         R \text{ out} \Rightarrow R2 \text{ out};
Register 4 bit 3 : Register 4 bit
    port map (
         R in => RB in,
         EN =  tempEN(3),
         CLK => CLK in,
         R \text{ out } \Rightarrow R3 \text{ out)};
Register_4_bit_4 : Register_4_bit
    port map (
         R in => RB in,
         EN =  tempEN(4),
         CLK => CLK in,
         R \text{ out } => R4 \text{ out)};
Register_4_bit_5 : Register_4_bit
    port map(
         R in => RB in,
         EN =  tempEN(5),
         CLK => CLK in,
         R \text{ out} \Rightarrow R5 \text{ out};
Register 4 bit 6 : Register 4 bit
    port map (
         R in => RB in,
         CLK => CLK in,
         R out => R6 out);
Register 4 bit 7 : Register 4 bit
    port map(
         R in => RB in,
         EN =   tempEN(7),
         CLK => CLK in,
         R \text{ out } => R7 \text{ out)};
end Behavioral;
```

- Timing diagram can be found <u>here</u>.
- Elaborated design schematic can be found <u>here</u>.

1.2.7. Program ROM

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.numeric std.all;
entity PROM is
    Port ( I : in STD LOGIC VECTOR (2 downto 0);
            O : out STD LOGIC VECTOR (11 downto 0));
end PROM;
architecture Behavioral of PROM is
    type rom type is array (0 to 7) of std logic vector (11 downto 0);
         signal program_ROM : rom_type := (
              "100010000\overline{0}10", --MO\overline{V}I R1,2
              "101110000011",--MOVI R7,3
             "100100000001", --MOVI R2, 1
"010100000000", --NEG R2
"001110010000", --ADD R7, R1
              "000010100000", --ADD R1, R2
              "110010000110", --JZR R1, 7
              "110000000100" --JZR R0, 5
             );
begin
    0 <= program ROM(to integer(unsigned(I)));</pre>
end Behavioral;
```

- Timing diagram can be found <u>here</u>.
- Elaborated design schematic can be found <u>here</u>.

1.2.8. Instruction Decoder

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity ins decoder is
    Port ( Ins : in STD LOGIC VECTOR (11 downto 0);
            JMP CHK : in STD LOGIC VECTOR (3 downto 0);
            Reg En : out STD LOGIC VECTOR (2 downto 0);
            Load Sel : out STD LOGIC;
             JMP : out STD LOGIC;
             Im Val : out STD LOGIC VECTOR (3 downto 0);
            Mux A : out STD LOGIC VECTOR (2 downto 0);
            Mux B : out STD LOGIC VECTOR (2 downto 0);
            Sub : out STD LOGIC);
end ins decoder;
architecture Behavioral of ins decoder is
component Decoder 2 to 4
port(
    I : in std logic vector(1 downto 0);
    EN: in std logic;
    Y: out std_logic_vector(3 downto 0));
end component;
signal decoder line: std logic vector(3 downto 0);
signal Can JMP: std logic;
begin
D0 : Decoder 2 to 4
    port map (
    I => Ins(11 downto 10),
    EN = '1',
    Y => decoder line);
\operatorname{Can\_JMP} \leftarrow \operatorname{not}(\operatorname{JMP\_CHK}(0) \text{ or } \operatorname{JMP\_CHK}(1) \text{ or } \operatorname{JMP\_CHK}(2) \text{ or } \operatorname{JMP\_CHK}(3));
--checks if every bit coming from mux A is zero
Reg En <= Ins(9 downto 7);</pre>
Load Sel <= decoder line(2);
Im Val <= Ins(3 downto 0);</pre>
Mux A <= Ins(9 downto 7);</pre>
Mux B <= Ins(6 downto 4);</pre>
Sub <= decoder line(1);
JMP <= Can JMP and decoder line(3);</pre>
end Behavioral;
```

- Timing diagram can be found <u>here</u>.
- Elaborated design schematic can be found <u>here</u>.

1.2.9. Nano Processor

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Nanoprocessor1 is
    Port ( Clk : in STD LOGIC;
           Reset : in STD LOGIC;
           Zero : out std logic;
           Overflow : out std logic;
           S 7Seg : out STD LOGIC VECTOR (6 downto 0);
           an : out std logic vector(3 downto 0);
           RD7Out: out std logic vector(3 downto 0));
end Nanoprocessor1;
architecture Behavioral of Nanoprocessor1 is
component ins decoder
port(Ins : in STD LOGIC VECTOR (11 downto 0);
           JMP CHK : in STD LOGIC VECTOR (3 downto 0);
           Reg En : out STD LOGIC VECTOR (2 downto 0);
           Load Sel : out STD LOGIC;
           JMP : out STD LOGIC;
           Im_Val : out STD_LOGIC_VECTOR (3 downto 0);
           Mux A : out STD LOGIC VECTOR (2 downto 0);
           Mux B : out STD LOGIC VECTOR (2 downto 0);
           Sub : out STD LOGIC);
end component;
component PROM
port( I : in STD LOGIC VECTOR (2 downto 0);
          O : out STD LOGIC VECTOR (11 downto 0));
end component;
component MUX 2 way 4 bit
port(I0 : in STD LOGIC VECTOR (3 downto 0);
           I1 : in STD LOGIC_VECTOR (3 downto 0);
           S : in STD LOGIC;
           Y : out STD LOGIC VECTOR (3 downto 0));
end component;
component RegisterBank
Port ( S : in STD LOGIC VECTOR (2 downto 0);
           RB in : in STD LOGIC VECTOR (3 downto 0);
           CLK in : in STD LOGIC;
           R0 out : out STD LOGIC VECTOR (3 downto 0);
           R1 out : out STD LOGIC VECTOR (3 downto 0);
           R2 out : out STD LOGIC VECTOR (3 downto 0);
           R3 out : out STD LOGIC VECTOR (3 downto 0);
           R4 out : out STD LOGIC VECTOR (3 downto 0);
           R5_out : out STD_LOGIC_VECTOR (3 downto 0);
           R6 out : out STD LOGIC VECTOR (3 downto 0);
           R7 out : out STD LOGIC VECTOR (3 downto 0));
end component;
component MUX 8 way 4 bit
```

```
port( I0 : in STD LOGIC VECTOR (3 downto 0);
          I1 : in STD LOGIC VECTOR (3 downto 0);
          12 : in STD_LOGIC_VECTOR (3 downto 0);
          I3 : in STD LOGIC VECTOR (3 downto 0);
          I4 : in STD LOGIC VECTOR (3 downto 0);
          I5 : in STD LOGIC VECTOR (3 downto 0);
          16 : in STD LOGIC VECTOR (3 downto 0);
          17 : in STD LOGIC VECTOR (3 downto 0);
          S in : in STD LOGIC VECTOR (2 downto 0);
          Y out : out STD LOGIC VECTOR (3 downto 0));
end component;
component Add Sub 4
Port ( S in1 : in STD LOGIC VECTOR (3 downto 0);
           S in2 : in STD LOGIC VECTOR (3 downto 0);
           OpSel : in STD LOGIC;
           S out : out STD LOGIC VECTOR (3 downto 0);
           Carry : out STD LOGIC;
           OverFlow : out STD LOGIC;
           Zero : out STD LOGIC);
end component;
component ProgramCounter
Port ( Clk : in STD LOGIC;
   Res : in std logic;
           I : in STD LOGIC VECTOR (2 downto 0);
           Y : out STD LOGIC VECTOR (2 downto 0));
end component;
component RCA 3
Port ( I : in STD LOGIC VECTOR (2 downto 0);
           S out : out STD LOGIC VECTOR (2 downto 0));
end component;
component MUX 2 way 3 bit
Port ( I0 : in STD LOGIC VECTOR (2 downto 0);
           I1 : in STD LOGIC VECTOR (2 downto 0);
           S : in STD LOGIC;
           Y : out STD LOGIC VECTOR (2 downto 0));
end component;
component LUT 16 7
    Port ( address : in STD LOGIC VECTOR (3 downto 0);
           data : out STD LOGIC VECTOR (6 downto 0));
end component;
component CLOCK
    Port ( Clk in : in STD LOGIC; --clock input signal with frequency f
           Clk out : out STD LOGIC); --modified clock output signal with
frequency f/n
end component;
--signals from INSTRUCTION DECODER
signal Reg En, Mux A, Mux B : std logic vector(2 downto 0);
signal Load Sel, Sub, Jump : std logic;
signal Im Val:std logic vector(3 downto 0);
```


```
--signals from MUX ABOVE DECODER
signal To Register Bank : std logic vector(3 downto 0);
--signals from REGISTER BANK
signal RD0, RD1, RD2, RD3, RD4, RD5, RD6, RD7: std logic vector (3 downto
0);
--signals from MUX A and MUX B
signal From Mux A, From Mux B: std logic vector(3 downto 0);
--signals from ADDER/SUBTRACTOR
signal From Adder Subtractor: std logic vector(3 downto 0);
signal Overflow F, Zero F, Carry F:std logic;
--signals from 3 BIT ADDER
signal From_3_Bit_Adder: std_logic_vector(2 downto 0);
--signals from MUX TO PROGRAM COUNTER
signal To Program Counter: std logic vector(2 downto 0);
--signals from PROGRAM COUNTER
signal From Program Counter: std logic vector(2 downto 0);
--signals from ROM
signal Instruction: std logic vector(11 downto 0);
--signals from Slow CLOCK
signal Clk out : std logic;
begin
Slow Clock : CLOCK
port map(Clk in => Clk,
        Clk_out => Clk out);
Instruction Decoder: ins decoder
port map(Ins => Instruction,
           JMP CHK => From Mux A,
           Reg En => Reg En,
           Load Sel => Load Sel,
           JMP \Rightarrow Jump,
           Im Val => Im Val,
           Mux A \Rightarrow Mux A,
           Mux B \Rightarrow Mux B,
           Sub => Sub);
Mux Above InstructionDecoder: MUX 2 way 4 bit
port map(I0 => From Adder Subtractor,
           I1 \Rightarrow Im Val,
           S => Load Sel,
           Y => To Register Bank);
Register Bank: RegisterBank
Port map( S => Reg En,
          RB in => To Register Bank,
          CLK in => Clk out,
          R0 \text{ out } => RD0,
```

```
R1 out =>RD1,
           R2 \text{ out } => RD2,
           R3 \text{ out } => RD3,
           R4 \text{ out } => RD4,
           R5 \text{ out } => RD5,
           R6 out =>RD6,
           R7 out =>RD7);
Mux A Above Adder: MUX 8 way 4 bit
port map( I0 => RD0,
       I1 => RD1,
       I2 \Rightarrow RD2,
       I3 \Rightarrow RD3,
       I4 \Rightarrow RD4,
       I5 \Rightarrow RD5,
       I6 \Rightarrow RD6,
       I7 \Rightarrow RD7,
       S in => Mux A,
       Y out => From Mux A);
Mux B Above Adder: MUX 8 way 4 bit
  port map( I0 => RD0,
         I1 => RD1,
         I2 \Rightarrow RD2
         I3 \Rightarrow RD3,
         I4 \Rightarrow RD4,
         I5 \Rightarrow RD5,
         I6 \Rightarrow RD6,
         I7 \Rightarrow RD7
         S in => Mux B,
         Y out => From Mux B);
RCA 4 Bit: Add Sub 4
Port map(S in1 => From Mux A,
        S in2 => From Mux B,
        OpSel => Sub,
        S out => From Adder Subtractor,
        Carry => Carry F,
        OverFlow => Overflow F,
        Zero => Zero F);
Program_Counter: ProgramCounter
Port map (Clk => Clk out,
    Res => Reset,
    I => To Program Counter,
    Y => From Program Counter);
Adder For Program Counter: RCA 3
Port map( I =>From Program Counter,
             S out =>From 3 Bit Adder);
Mux_For_Program_Counter: MUX_2_way_3_bit
Port map( I0 => From_3_Bit_Adder,
       I1 => Im Val(2 downto 0),
       S => Jump,
       Y => To Program_Counter);
```


- Timing diagram can be found <u>here</u>.
- Elaborated design schematic can be found <u>here</u>.

1.3. Elaborated Design Schematics


1.3.1. 4-bit Add/Subtract Unit




1.3.2. 3-bit Adder for Program Counter




1.3.3. 2-way 3-bit Multiplexer




1.3.4. 2-way 4-bit Multiplexer




1.3.5. 8-way 4-bit Multiplexer




1.3.6. Register Bank




1.3.7. Program ROM



1.3.8. Instruction Decoder



1.3.9. Nano Processor




1.4. Timing Diagrams


1.4.1. 2-way 3-bit Mux

			0.000 ns									
#	Name	Value	0 ns	100 ns	200 ns	300 ns	400 ns	500 ns	600 ns	700 ns	800 ns	900 ns
1	√ ₩ 10[2:0]	6	6	Z Z	6	K	2		3	K	5	
2	16 [2]	1										
3	lå [1]	1										
4	Ta [0]	0										
5		3		3		0			2		7	
6	l 6 [2]	0										
7	Te [1]	1										
8	T♣ [0]	1										
9	∨ ₩ Y[2:0]	6	6	3	6	0	2	6	2		5	
10	l 6 [2]	1										
11	la [1]	1										
12	T♣ [0]	0										
13	l⊌ s	0										


1.4.2. 2-way 4-bit Mux



1.4.3. 8-way 4-bit Mux




1.4.4. Register Bank




1.4.5. Program ROM




1.4.6. 4-bit Add/Subtract Unit




1.4.7. 3-bit Adder for Program Counter



1.4.8. Program Counter



1.4.9. Instruction Decoder



1.4.10. Nano Processor



2. Improved Nano-processor

2.1. Processor Details

2.1.1. Features

Our improved version of the nano processor is programmed using 100% logic gates. (ie: We never used if/when/switch cases during programming, only logic expressions were used.) Every component was designed by fine tuning the logic using Karnaugh-maps. Therefore, every component in the elaborated design schematics can be broken down into 'building unit' logic gates. Hence, this design can be directly used as a blueprint for implementing the nanoprocessor on a silicon board. This is one of the main unique features which makes our design stand-out from the competition.

In addition, our design also contains the following features,

- Register Bank with eight 4-bit registers
- 4-bit Carry Look Ahead Adder/Subtractor
- 4-bit Comparator
- 16-line 14-bit wide Program ROM
- 13 Instructions

2.1.2. Improvements

- Features a 4-bit Carry Look Ahead Adder/Subtractor for faster computation.
- The **four Comparator instructions**, "COM: Compare A & B", "IFAG: If A is Greater than B, then jump to", "IFE: If A & B are equal, then jump to" and "IFNE: If A & B are not equal, then jump to" gives freedom to the programmer to create a wide range of programmes.
- Features 16 line-Program ROM to freely write programs.
- Power consumption is minimized in the following ways:
 - o Carry Look Ahead Adder will be disabled when not in use.
 - Comparator will be disabled when not in use.


Their enable inputs will become low when not in use, resulting in low voltages running inside the components.

- Every component was designed by fine tuning the logic using **Karnaugh-maps**. Logic expressions derived from K-maps involve a **minimal number of logic gates**. This results in conserving the following resources.
 - Space
 - Silicon(materials)
 - Monetary expense
 - Power

2.1.3. Instruction Set

Op Code	Func	Syntax	Details	Format
0000	ADD	ADD Ra , Rb	Add Ra+Rb & overwrite Ra	0000 RaRaRa RbRbRb 0000
0001	SUB	SUB Ra , Rb	Sub Rb - Ra & overwrite Ra	0001 RaRaRa RbRbRb 0000
0010	MOVI	MOV d to R	Move d to R	0010 R R R 0 0 0 dddd
0011	JZR	JZR R,d	Jump to line d if R=0	0011 R R R 0 0 0 dddd
0100	INC	INC R	Increment R by 1	0100 R R R 0 0 1 0000
0101	DEC	DEC R	Decrement R by 1	0101 R R R 0 1 0 0000
0110	NEG	NEG R	Negate R	0110 R R R 0 0 0 0000
0111	RES	RES R	Reset R to 0	0111 R R R 0 0 0 0000
1000	СОМ	COM Ra , Rb	Compare Ra & Rb	1000 RaRaRa RbRbRb 0000
1001	NOP	NOP	Do nothing	1001 0 0 0 0 0 0 0000
1010	IFAG	IFAG Ra, Rb, d	If value in Ra>Rb jump to line d	1010 RaRaRa RbRbRb dddd
1011	IFE	IFE Ra,Rb,d	If value in Ra=Rb jump to line d	1011 RaRaRa RbRbRb dddd
1100	IFNE	IFNE Ra, Rb, d	If value in Ra ≠ Rb, jump to line d	1100 RaRaRa RbRbRb dddd

2.1.4. Elaborated Schematic Diagram



• An enlarged image can be found <u>here</u>.

2.2. Slow Clock

2.2.1. Component Details

The Slow Clock slows down the 10 MHz clock signal of the Basys3 board to 1Hz before sending that signal to the components of the nano-processor. It achieves this by toggling its output between 1 and 0 once every 50 million clock cycles of the Basys3 board. This component exists merely for demonstrational purposes and is not a requirement for the functionality of the overall nano-processor. (Therefore, the elaborated design schematic and the timing diagram are not attached for this component.)

2.2.2. VHDL Design Source Code

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity CLOCK is
    Port ( Clk in : in STD LOGIC; --clock input signal with frequency f
           Clk out : out STD LOGIC); --modified clock output signal with
frequency f/n
end CLOCK;
architecture Behavioral of CLOCK is
--signal count and Clk status
    signal count : integer := 1;
    signal Clk status : STD LOGIC := '0';
begin
    process (Clk in) begin
    if (rising edge (Clk in)) then
        count \leq Count +1;
            if (count =50000000) then --change 50000000 to a desired n
value. Then the Clk out frequency will be 1/n th of Clk in frequency.
                Clk status <= not Clk status;
                Clk out <= Clk status;</pre>
                count <=1;
             end if;
    end if;
end process;
end Behavioral;
```

2.3. 4-bit Comparator

2.3.1. Component Details

This 4-bit comparator compares two 4-bit binary numbers(from registers) by iterating from the MSB(Most Significant Bit) to the LSB(Least Significant Bit). It has two bus inputs containing the two binary numbers to be compared. It also has an Enable input which makes all inputs and outputs(the three flags) Zero; which saves power when it's turned off (transferring Zero inside logic circuits requires less voltages.) After processing the two numbers, it sets one of the output flags to "1"

The three output flags are for the situations where "A is Great", "B is Great", and "A and B are Equal". The Comparator Latch is the logic unit which is used to compare the current two bits and transfer the current state of the comparison to the next step.


2.3.2. VHDL Design Source Code

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Comparator is
    Port ( EN : in STD LOGIC; -- Enable input
           A : in STD LOGIC VECTOR (3 downto 0); --4 bit value: A
           B : in STD_LOGIC_VECTOR (3 downto 0); --4 bit value: B
           AGreat : out STD LOGIC; --Is A the greater number?
           BGreat : out STD LOGIC; -- Is B the greater number?
           Equal : out STD LOGIC); -- Are the numbers equal?
end Comparator;
architecture Behavioral of Comparator is
component Comparator Latch
    Port ( An : in STD LOGIC; --n th bit of number A
       Bn : in STD LOGIC; --n th bit of number B
       IA : in STD LOGIC; --input status: A
       IB : in STD LOGIC; --input status: B
       OA : out STD LOGIC; --output status: A
       OA1 : out STD_LOGIC; --AGreat Special Case
       OB : out STD LOGIC; --output status: B
       OB1 : out STD LOGIC); --BGreat Special Case
end component;
SIGNAL IA3, IA2, IA1, IB3, IB2, IB1 : std logic; --signal input statuses
of A and B
SIGNAL OA3, OA2, OA1, OB3, OB2, OB1, OA1 3, OA1 2, OA1 1, OB1 3, OB1 2,
OB1 1 : std logic; --signal output statuses of A and B
SIGNAL An2, An1, An0, Bn2, Bn1, Bn0 : std_logic; --signal 2 downto 0
bits of A and B
SIGNAL OA1_x, OB1_y :std_logic; --special outputs
    Comparator Latch 3 : Comparator Latch --mapping the bottom latch
    port map (
```


```
An => An2
        Bn => Bn2,
        IA => IA3,
        IB \Rightarrow IB3,
        OA => OA3,
        OA1 \Rightarrow OA1 3,
        OB => OB3,
        OB1 => OB1 3
    );
    Comparator Latch 2 : Comparator Latch --mapping the middle latch
    port map (
        An => An1,
        Bn \Rightarrow Bn1,
        IA => IA2,
        IB => IB2,
        OA => OA2
        OA1 \Rightarrow OA1 2,
        OB => OB2
        OB1 => OB1 2
    );
    Comparator Latch 1 : Comparator Latch --mapping the top latch
    port map (
        An => An0,
        Bn => Bn0,
        IA => IA1,
        IB => IB1,
        OA => OA1,
        OA1 \Rightarrow OA1 1,
        OB => OB1,
        OB1 => OB1 1
    );
--Assigning the inputs to the bottom latch
IA3 \leq B(3) AND EN;
IB3 \leq= A(3) AND EN;
An2 \le A(2) AND EN;
Bn2 \le B(2) AND EN;
--Assigning the inputs to the middle latch
IA2 <= OA3;
IB2 <= OB3;</pre>
An1 \leq A(1) AND EN;
Bn1 \le B(1) AND EN;
--Assigning the inputs to the top latch
IA1 <= OA2;</pre>
IB1 <= OB2;</pre>
An0 \le A(0) AND EN;
Bn0 \le B(0) AND EN;
--Defining OA1 x and OA1 y for the special cases
OA1 x \le OA1 3 OR OA1 2 OR OA1 1;
OB1 y <= OB1 3 OR OB1 2 OR OB1 1;
--Defining the flags; AGreat, BGreat and Equal
AGreat <= ((OA1 AND NOT(OB1)) OR OA1 x);
BGreat <= ((NOT(OA1) AND OB1) OR OB1 y);
Equal <= EN AND NOT(OA1 XOR OB1) AND NOT(OA1 x XOR OB1 y);
end Behavioral;
```

• The Comparator Latch can be found here.

2.3.3. Elaborated Design Schematic



2.3.4. Timing Diagram



2.4. 4-bit Carry Look Ahead Adder Subtractor

2.4.1. Component Details

The 4-bit Carry Look-Ahead Adder/Subtractor adds/subtracts two 4-bit binary numbers(from registers) by using a carry look-ahead logic which results in a faster processing time. It has two bus inputs containing the two binary numbers to be added/subtracted. Another input is a 1-bit binary value which tells which operation(out of "add" and "sub"; 1 for sub and 0 for add) should be performed. This also has an Enable input which makes all inputs and outputs Zero; which saves power when it's turned off (transferring Zero inside logic circuits requires less voltages.) Finally, after processing the operation, it outputs the 4-bit result into the registers as "S".

There are **three output flags** namely "**overflow**", "**zero**", and "**sign**". The Zero flag will be high when the result is algebraically zero. The Sign flag will be high when the result is algebraically negative. The Overflow flag will be high when the result is not in the decimal range [-8,+7]. As we use carry lookahead logic here, a special type of Full Adder was used to get the Parent and Generation bits.

2.4.2. VHDL Design Source Code


```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Carry Look Ahead Adder Subtractor is
    Port ( A : in STD LOGIC VECTOR (3 downto 0); -- Bus for the first
binary number
           B : in STD LOGIC VECTOR (3 downto 0); -- Bus for the second
binary number
           Add Sub : in STD LOGIC; --Should we add B to A or should we
subtract B from A? (1 for subtraction, 0 for addition)
           EN : in STD LOGIC; --Enable input
           S: inout STD LOGIC VECTOR (3 downto 0); -- Bus for the binary
sum output
           Sign : inout STD LOGIC; --Sign Bit: 1 for negative, 0 for
positive
           Overflow: inout STD LOGIC; --Overflow bit: Is there an
overflow?
           --When the number is negative, is the number in range
[-0,-8]: if yes, there is no overflow => Overflow =0; if no, there is an
overflow => Overflow = 1
           --When the number is positive, is the number in range [+0,
7]: if yes, there is no overflow => Overflow =0; if no, there is an
overflow => Overflow = 1
           Zero: inout STD LOGIC); -- Is the output zero (0000) even when
Enable is 1?
end Carry Look Ahead Adder Subtractor;
architecture Behavioral of Carry Look Ahead Adder Subtractor is
component Full Adder is
    Port ( A : in STD LOGIC; --First input bit
           B : in STD LOGIC; --Second input bit
```

```
Carry in : in STD LOGIC; -- Carry input bit
            Sum : out STD LOGIC; --Sum output bit
            Carry out : out STD LOGIC; -- Carry output bit
            P : out STD LOGIC; --Propergate output bit
            G : out STD LOGIC); --Generate output bit
end component;
component Carry Look Ahead is
    Port ( P : in STD LOGIC VECTOR (2 downto 0); -- Propergate input bus
            G : in STD LOGIC VECTOR (2 downto 0); -- Propergate output bus
            Carry_in : in STD_LOGIC; --Carry input bit
            Carry out : out STD LOGIC VECTOR (3 downto 2)); --Carry
output bus
end component;
--Signal the inputs and outputs of internal components
SIGNAL A0, B0, C1, P0, G0: std logic; --FA0
SIGNAL A1, B1, P1, G1: std logic; --FA1
SIGNAL A2, B2, C2, P2, G2: std logic; --FA2
SIGNAL A3, B3, C3, C4: std logic; --FA3
--An and Bn are n th bits of the binary numbers A and B inserted to the
relevant(n th) Full Adder
--Cn is the carry bit generated by adding the n th bits of A and B
--Pn and Gn are propergation and generation bits of the relevant(n th)
Full Adder
begin
    Full Adder 0 : Full Adder --mapping first full adder
        port map (A => A0,
        B \Rightarrow B0,
        Carry in => Add Sub, --C0
        Sum => S(0),
        Carry out => C1,
        P \Rightarrow P0,
        G \Rightarrow G0
    );
    Full Adder 1 : Full Adder --mapping second full adder
        port map (A => A1,
        B \Rightarrow B1,
        Carry in => C1,
        Sum => S(1),
        P \Rightarrow P1,
        G \Rightarrow G1
    );
    Full Adder 2 : Full Adder --mapping third full adder
        port map (A => A2,
        B \Rightarrow B2
        Carry in => C2,
        Sum => S(2),
        P \Rightarrow P2
        G \Rightarrow G2
    );
    Full Adder 3 : Full Adder -- mapping last full adder
        port map (A => A3,
        B \Rightarrow B3,
        Carry in => C3,
        Sum => S(3),
```


```
Carry_out => C4
    );
    Carry Look Ahead 0 : Carry Look Ahead --mapping carry look ahead
logic unit
         port map (P(0) \Rightarrow P0, P(1) \Rightarrow P1, P(2) \Rightarrow P2,
         G(0) \Rightarrow G0, G(1) \Rightarrow G1, G(2) \Rightarrow G2,
         Carry in => Add Sub, --C0
         Carry out(2) \Rightarrow C2, Carry out(3) \Rightarrow C3
    );
--Defining inputs of FAO (AO, BO)
A0 \leq (EN AND A(0)) XOR Add Sub;
BO \le B(0) AND EN;
--Defining inputs of FA1 (A1, B1)
A1 \leq (EN AND A(1)) XOR Add Sub;
B1 \le B(1) AND EN;
--Defining inputs of FA2 (A2, B2)
A2 \leq (EN AND A(2)) XOR Add Sub;
B2 \le B(2) AND EN;
--Defining inputs of FA3 (A3, B3)
A3 \leftarrow (EN AND A(3)) XOR Add Sub;
B3 \le B(3) AND EN;
--Defining the zero flag
Zero \leq EN AND NOT(S(0) OR S(1) OR S(2) OR S(3));
--carry output of the Carry Look Ahead Adder Subtractor
Sign \leq (S(3) AND NOT(Overflow)) OR (NOT(A(3)) AND Overflow AND
Add Sub);
--Defining the overflow bit
Overflow <= C3 XOR (C4 );
end Behavioral;
```

- Full Adder for the 4-bit Carry Look Ahead Adder can be found <u>here</u>.
- The Carry Look Ahead Logic Unit can be found here.
- Half Adder can be found here.

2.4.3. Elaborated Design Schematic



2.4.4. Timing Diagram



2.5. 4-bit Adder for Program Counter

2.5.1. Component Details


The task of the 4-bit adder in the nanoprocessor involves incrementing the program counter by 1 after each instruction execution. This is typically achieved using an RCA circuit, which adds 1 to the current value stored in the program counter register. The design of this adder has optimized for space, and power efficiency to ensure reliable operation within the nanoprocessor's constraints.

2.5.2. VHDL Design Source Codes


```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity RCA 4 is
    Port ( I : in STD LOGIC VECTOR (3 downto 0);
            S out : out STD LOGIC VECTOR (3 downto 0));
end RCA 4;
architecture Behavioral of RCA 4 is
    component FA
         Port ( A : in STD LOGIC;
                B : in STD LOGIC;
                 C in : in STD LOGIC;
                 S : out STD LOGIC;
                 C out : out STD LOGIC);
    end component;
    SIGNAL FAO S, FA1 S, FA2 S, FA3 S, FA0 C, FA1 C, FA2 C, Carry : std logic;
    SIGNAL S : std logic vector(3 downto 0);
begin
    FA 0 : FA
    port map (
         A \Rightarrow I(0),
         B => '1',
         C in => '0',
         S => S(0),
         C \text{ out } \Rightarrow FA0 C );
    FA 1 : FA
    port map (
             A \Rightarrow I(1)
             B => '0',
             C in => FA0 C,
             S \Rightarrow S(1),
             C out => FA1 C );
    FA 2 : FA
     port map (
                A \Rightarrow I(2),
               B => '0',
```

- Full Adder can be found here.
- Half Adder can be found <u>here</u>.

2.5.3. Elaborated Design Schematic



2.5.4. Timing Diagram



2.6. 4-bit Program Counter

2.6.1. Component Details

This component is a register capable of storing memory addresses up to 2^4 (or 16) distinct locations. It tracks the address of the next instruction to be fetched and executed.


2.6.2. VHDL Design Source Code

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity ProgramCounter is
    Port ( Clk : in STD LOGIC;
    Res : in std logic;
            I : in STD LOGIC VECTOR (3 downto 0);
            Y : out STD LOGIC VECTOR (3 downto 0));
end ProgramCounter;
architecture Behavioral of ProgramCounter is
component D FF
port(D : in STD LOGIC;
           Res : in STD LOGIC;
            Clk : in STD LOGIC;
            Q : out STD LOGIC;
            Qbar : out STD LOGIC);
end component;
begin
D0 : D FF
port map(
   D \Rightarrow I(0),
   Res => Res,
    Clk => Clk,
    Q \Rightarrow Y(0),
    Qbar => open);
D1: DFF
port map (
    D => I(1),
   Res => Res,
    Clk \Rightarrow Clk
    Q \Rightarrow Y(1),
    Qbar => open);
D2: DFF
port map (
    D \Rightarrow I(2),
    Res => Res,
    Clk => Clk,
    Q \Rightarrow Y(2),
    Qbar => open);
```


```
D3 : D_FF
    port map(
        D => I(3),
        Res => Res,
        Clk => Clk,
        Q => Y(3),
        Qbar => open);
end Behavioral;
```

• D-flip Flop can be found <u>here</u>.

2.6.3. Elaborated Design Schematic



2.6.4 Timing Diagram



2.7. 2-way 4-bit Multiplexer

2.7.1. Component Details

This multiplexer serves the function of selecting one of two 4-bit input data sources (I0 and I1) based on the value of the select signal (S). The selected data is then routed to the output Y.

2.7.2. VHDL Design Source Code

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity MUX_2_way_4_bit is
    Port ( I0 : in STD_LOGIC_VECTOR (3 downto 0);
        I1 : in STD_LOGIC_VECTOR (3 downto 0);
        S : in STD_LOGIC;
        Y : out STD_LOGIC_VECTOR (3 downto 0));


end MUX_2_way_4_bit;

architecture Behavioral of MUX_2_way_4_bit is


begin

Y(0) <= ( I0(0) AND NOT S ) OR ( I1(0) AND S );
Y(1) <= ( I0(1) AND NOT S ) OR ( I1(1) AND S );
Y(2) <= ( I0(2) AND NOT S ) OR ( I1(2) AND S );
Y(3) <= ( I0(3) AND NOT S ) OR ( I1(3) AND S );
end Behavioral;</pre>
```

2.7.3. Elaborated Design Schematic



2.7.4. Timing Diagram



2.8. 8-way 4-bit Multiplexer

2.8.1. Component Details

The MUX_8_way_4_bit represents an 8-way, 4-bit multiplexer, which selects between eight sets of input vectors (I0 through I7) based on a 3-bit select signal (S_in). The selected output is denoted by Y out.

Within its architecture, it uses an 8-to-1 multiplexer (MUX_8_to_1) component four times, one for each bit of the input vectors. Each instance of the MUX_8_to_1 component selects the appropriate bit from the eight input vectors based on the select signal S_in, and routes it to the corresponding bit of the output vector Y out.


2.8.2. VHDL Design Source Code

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity MUX 8 way 4 bit is
    Port ( IO : in STD LOGIC VECTOR (3 downto 0);
           I1 : in STD LOGIC VECTOR (3 downto 0);
           12 : in STD LOGIC VECTOR (3 downto 0);
           I3 : in STD LOGIC VECTOR (3 downto 0);
           I4 : in STD LOGIC VECTOR (3 downto 0);
           I5 : in STD LOGIC VECTOR (3 downto 0);
           16 : in STD LOGIC VECTOR (3 downto 0);
           17 : in STD LOGIC VECTOR (3 downto 0);
           S in : in STD LOGIC VECTOR (2 downto 0);
           Y out : out STD LOGIC VECTOR (3 downto 0));
end MUX_8_way_4_bit;
architecture Behavioral of MUX 8 way 4 bit is
component MUX 8 to 1
    Port ( I : in STD LOGIC VECTOR (7 downto 0);
           S : in STD LOGIC VECTOR (2 downto 0);
           EN : in STD LOGIC;
           Y : out STD LOGIC);
end component;
--signal A, B, C, D : STD LOGIC;
begin
MUX 8 to 1 0 : MUX 8 to 1
    PORT MAP (
        I(0) => I0(0)
        I(1) => I1(0),
        I(2) \Rightarrow I2(0),
        I(3) => I3(0),
        I(4) \implies I4(0),
        I(5) => I5(0)
```


```
I(6) => I6(0),
          I(7) \Rightarrow I7(0),
          S => S_in,
          Y \Rightarrow Y \text{ out}(0)
          EN => 11
          );
MUX 8 to 1 1 : MUX 8 to 1
     PORT MAP (
          I(0) => I0(1),
          I(1) => I1(1),
          I(2) \Rightarrow I2(1),
          I(3) => I3(1),
          I(4) \Rightarrow I4(1),
          I(5) => I5(1),
          I(6) => I6(1),
          I(7) => I7(1),
          S \Rightarrow S in,
          Y \Rightarrow Y \text{ out}(1),
          EN => '1'
          );
MUX 8 to 1 2 : MUX 8 to 1
     PORT MAP (
          I(0) => I0(2),
          I(1) => I1(2),
          I(2) => I2(2),
          I(3) => I3(2),
          I(4) => I4(2),
          I(5) => I5(2),
          I(6) => I6(2),
          I(7) => I7(2),
          S \Rightarrow S in,
          Y => Y_out(2),
          EN => '1'
          );
MUX 8 to 1 3 : MUX 8 to 1
     PORT MAP (
          I(0) => I0(3),
          I(1) \Rightarrow I1(3),
          I(2) \Rightarrow I2(3),
          I(3) => I3(3),
          I(4) => I4(3),
          I(5) => I5(3),
          I(6) => I6(3),
          I(7) \Rightarrow I7(3),
          S \Rightarrow S in,
          Y \Rightarrow Y \text{ out } (3),
          EN = \frac{1}{1}
          );
end Behavioral;
```

- MUX 8 to 1 can be found <u>here</u>.
- Decoder 3 to 8 can be found <u>here</u>.
- Decoder_2_to_4 can be found_here.

2.8.3. Elaborated Design Schematic



2.8.4. Timing Diagram



2.9. Register Bank

2.9.1. Component Details

The RegisterBank represents a group of registers, capable of storing data simultaneously. It features eight 4-bit registers (R0_out through R7_out), each potentially holding different data based on the select signal S.

The architecture employs two components: a 3-to-8 decoder (Decoder_3_to_8) and a 4-bit register (Register_4_bit). The decoder translates the 3-bit select signal S into eight individual enable signals, which determine which registers will receive data updates. Each register (Register_4_bit) is controlled by a corresponding enable signal generated by the decoder. When enabled, the register either receives the data from the input (RB_in) or maintains its current value, depending on the control signal EN and clock signal CLK_in.

2.9.2. VHDL Design Source Code

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity RegisterBank is
    Port ( S : in STD LOGIC VECTOR (2 downto 0);
           RB in : in STD LOGIC VECTOR (3 downto 0);
           CLK in : in STD LOGIC;
           R0 out : out STD LOGIC VECTOR (3 downto 0);
           R1 out : out STD LOGIC VECTOR (3 downto 0);
           R2 out : out STD LOGIC VECTOR (3 downto 0);
           R3 out : out STD LOGIC VECTOR (3 downto 0);
           R4 out : out STD_LOGIC_VECTOR (3 downto 0);
           R5_out : out STD LOGIC VECTOR (3 downto 0);
           R6 out : out STD LOGIC VECTOR (3 downto 0);
           R7 out : out STD LOGIC VECTOR (3 downto 0));
end RegisterBank;
architecture Behavioral of RegisterBank is
component Decoder 3 to 8
    Port ( I : in STD LOGIC VECTOR (2 downto 0);
           EN : in STD LOGIC;
           Y : out STD LOGIC VECTOR (7 downto 0));
end component;
component Register 4 bit
    Port ( R in : in STD LOGIC VECTOR (3 downto 0);
           EN : in STD LOGIC;
           CLK : in STD LOGIC;
           R out : out STD LOGIC VECTOR (3 downto 0));
end component;
signal tempEN : STD LOGIC VECTOR (7 downto 0);
begin
```

```
Decoder_3_to_8_0 : Decoder_3_to_8
     port map (
          I \Rightarrow S,
          EN => '1',
          Y \Rightarrow tempEN);
Register 4 bit 0 : Register 4 bit
     port map (
          R in => "0000",
          EN => '1',
          CLK => CLK in,
          R \text{ out} \Rightarrow R0 \text{ out};
Register 4 bit 1 : Register 4 bit
    port map(
          R in => "0001",
          EN => '1',
          CLK => CLK in,
          R \text{ out} \Rightarrow R1 \text{ out};
--Register 4 bit 1 : Register 4 bit
       port map (
            R in \Rightarrow RB in,
            EN \Rightarrow tempEN(1),
            CLK => CLK in,
--
            R out => R1 out);
Register_4_bit_2 : Register_4_bit
    port map(
          R in => "1111",
          EN => '1',
          CLK => CLK in,
          R \text{ out} \Rightarrow R2 \text{ out};
Register 4 bit 3 : Register 4 bit
     port map (
          R in => RB in,
          EN =  tempEN(3),
          CLK => CLK in,
          R \text{ out} \Rightarrow R3 \text{ out};
Register_4_bit_4 : Register_4_bit
     port map(
          R in => RB in,
          EN =  tempEN(4),
          CLK => CLK in,
          R \text{ out } \Rightarrow R4 \text{ out)};
Register 4 bit 5 : Register 4 bit
     port map (
          R in => RB in,
          EN =  tempEN(5),
          CLK => CLK in,
         R out \Rightarrow R5 out);
Register 4 bit 6 : Register 4 bit
```


```
port map(
    R_in => RB_in,
    EN => tempEN(6),
    CLK => CLK_in,
    R_out => R6_out);

Register_4_bit_7 : Register_4_bit
    port map(
        R_in => RB_in,
        EN => tempEN(7),
        CLK => CLK_in,
        R_out => R7_out);


end Behavioral;
```

- Decoder_3_to_8 can be found <u>here</u>.
- Register_4_bit can be found here.

2.9.3. Elaborated Design Schematic



2.9.4. Timing Diagram



2.10. Program ROM


2.10.1 Component Details

This component contains the instructions necessary to run the Nano-processor. It is implemented using a LUT.

2.10.2. VHDL Design Source Code

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.numeric std.all;
entity PROM is
    Port ( I : in STD LOGIC VECTOR (3 downto 0);
           O : out STD LOGIC VECTOR (13 downto 0));
end PROM;
architecture Behavioral of PROM is
type rom type is array (0 to 15) of std logic vector (13 downto 0);
    signal Program ROM : rom type :=(
    "00101110000000", --MOVI R7, 0
    "00101000000110", --MOVI R4, 6
    "00101110000001", --MOVI R7, 1
    "00101100000000", --MOVI R6, 0
    "000011111100000", --ADD R7, R6
    "01011000100000", --DEC R4
    "00011101110000", --SUB R6, R7
"00111000001001", --JZR R4, 10
    "0011000000100", --JZR R0, 5
    "00110000001001", --JZR R0, 10
    "1001000000000", --FILLED IN WITH NOP
    "1001000000000" --FILLED IN WITH NOP
        );
begin
O <= program ROM(to integer(unsigned(I)));</pre>
end Behavioral;
```

2.10.3. Elaborated Design Schematic



2.10.4.Timing Diagram



2.11. LUT for 7-segment Display

2.11.1. Component Details

This LUT stores the bits that tell which segments of the 7-Segment Display on the Basys3 board should light up according to the data in Register 7 of the Register Bank.


2.11.2. VHDL Design Source Code

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.numeric std.all;
entity LUT 16 7 is
    Port ( address : in STD LOGIC VECTOR (3 downto 0);
           data : out STD LOGIC VECTOR (6 downto 0));
end LUT 16 7;
architecture Behavioral of LUT 16 7 is
    type rom_type is array (0 to 15) of std_logic vector(6 downto 0);
    signal sevenSegment ROM : rom_type := (
                             "1000000",--0
                             "1111001",--1
                             "0100100", --2
                             "0110000", --3
                             "0011001", --4
                             "0010010",--5
                             "0000010",--6
                             "1111000",--7
                             "0000000", --8
                             "0010000",--9
                             "0001000",--a
                             "0000011",--b
                             "1000110",--c
                             "0100001",--d
                             "0000110",--e
                             "0001110"--f
);
begin
data <= sevenSegment ROM(to integer(unsigned(address)));</pre>
end Behavioral;
```

2.12. Instruction Decoder

2.12.1. Component Details

The instruction decoder is the main component that brings all the other components together. It takes a 14-Bit instruction provided by the <u>Program ROM</u>. It is built purely out of logic gates. No If-Else statements exist in its design.



It consists the following inputs:

- I13 through I0: The bits of the instruction coming from the <u>Program ROM</u>
- JC3 through JC0 : Bits from Mux A used to check the Jump instruction
- AGreater: The AGreater output from the Comparator used for the IFAG instruction
- Equal: The Equal output from the Comparator used for the IFE and IFNE instructions

And the following outputs:


- Reg en: Decides which register in the Register Bank is to be enabled for writing data.
- Im Val: Holds the 4 LSBs of the instruction to be sent to the Mux above the decoder.
- Load_Sel: Chooses whether to send the Im_Val or <u>Adder</u> output data to the registers.
- Mux A, Mux B: Tells the Multiplexers above the Adder which registers to get data from.
- Sub: Tells the Adder which operation needs to be done(add or subtract.)
- JMP: Tells the Multiplexer for the Program Counter to choose between the 3-Bit Adder or Jump Address (Im Val2 through Im Val0)
- Adder En, Comp En: Disables the Adder and Comparator when not in use.

2.12.2. VHDL Design Source Code


```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Bit14 Instruction Decoder is
    Port ( Ins : in STD LOGIC VECTOR (13 downto 0);
           JMP CHK : in STD LOGIC VECTOR (3 downto 0);
           AGreat CHK : in std logic;
           Equal CHK : in std logic;
           Reg En : out STD_LOGIC_VECTOR (2 downto 0);
           Im Val : out STD LOGIC VECTOR (3 downto 0);
           Load Sel : out STD LOGIC;
           Mux A : out STD LOGIC VECTOR (2 downto 0);
           Mux B : out STD LOGIC VECTOR (2 downto 0);
           Sub : out STD LOGIC;
           JMP : out STD LOGIC;
           Com En : out STD LOGIC;
           Add En : out STD LOGIC);
end Bit14 Instruction Decoder;
architecture Behavioral of Bit14 Instruction Decoder is
component MUX_2_way_3_bit
Port ( I0 : in STD LOGIC VECTOR (2 downto 0);
           I1 : in STD LOGIC VECTOR (2 downto 0);
           S : in STD LOGIC;
           Y : out STD LOGIC VECTOR (2 downto 0));
end component;
signal S, From JMP Chk: std logic;
signal For IFE, For IFNE, For IFAG, For JZR: std logic;
begin
Add En \leq ((not Ins(13)) and (not Ins(11))) or (Ins(12) and (not
Ins(10)) and Ins(11));
Com En \leq Ins(13) and (((not Ins(11))) and (not Ins(10))) or ((not
Ins(12)) and (Ins(11))));
Sub \leq ((not Ins(13)) and (not Ins(11)) and Ins(10) and(not Ins(12))) or
(Ins (12) and Ins (11) and (not Ins (10));
Load Sel \leq Ins(11) and (Ins(12) xnor Ins(10));
From JMP Chk <= not(JMP CHK(3) or JMP CHK(2) or JMP CHK(1) or
JMP CHK(0));
For JZR \le ((not Ins(12))) and Ins(11) and Ins(10)) and Ins(10)
For IFE \leq Ins(13) and Ins(11) and Ins(10) and Equal CHK;
For IFNE <= Ins(13) and Ins(12) and (not Ins(11)) and (not Equal CHK);
For IFAG \leq Ins(13) and Ins(11) and (not Ins(10)) and AGreat CHK;
JMP <= For JZR or For IFE or For IFNE or For IFAG;</pre>
S \leftarrow Ins(13) or ((not\ Ins(12))\ and\ Ins(11)\ and\ Ins(10));
Internal Mux : MUX 2 way 3 bit
```

• The 2-way 3-bit MUX can be found <u>here</u>.

2.12.3. Elaborated Design Schamatic



2.12.3. Timing Diagram



2.13. Nano-processor

2.13.1. Component Details

The final Nano-processor that uses all the above mentioned components.

2.13.2. VHDL Design Source Code

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Nanoprocessor2 is
    Port ( Clk : in STD LOGIC;
           Reset : in STD LOGIC;
           RD7Out : out STD LOGIC VECTOR (3 downto 0);
           S 7Seg : out STD LOGIC VECTOR (6 downto 0);
           Overflow : out STD LOGIC;
          --InsNum : out std logic vector(3 downto 0);
           Sign : out std logic;
           Zero : out STD LOGIC;
           AGreater : out STD LOGIC;
           BGreater : out STD LOGIC;
           an : out std logic vector(3 downto 0);
           Equal : out STD LOGIC);
end Nanoprocessor2;
architecture Behavioral of Nanoprocessor2 is
component CLOCK
port(Clk in: in std logic;
    Clk out : out std logic);
end component;
component MUX 2 way 4 bit
port(I0 : in STD_LOGIC_VECTOR (3 downto 0);
           I1 : in STD LOGIC VECTOR (3 downto 0);
           S : in STD LOGIC;
           Y : out STD LOGIC VECTOR (3 downto 0));
end component;
component PROM
port( I : in STD LOGIC VECTOR (3 downto 0);
          O : out STD LOGIC VECTOR (13 downto 0));
end component;
component RegisterBank
Port ( S : in STD_LOGIC_VECTOR (2 downto 0);
           RB in : in STD LOGIC VECTOR (3 downto 0);
           CLK in : in STD LOGIC;
           RO out : out STD LOGIC VECTOR (3 downto 0);
           R1 out : out STD LOGIC VECTOR (3 downto 0);
           R2 out : out STD LOGIC VECTOR (3 downto 0);
           R3_out : out STD_LOGIC_VECTOR (3 downto 0);
           R4 out : out STD LOGIC VECTOR (3 downto 0);
```

```
R5 out : out STD LOGIC VECTOR (3 downto 0);
           R6_out : out STD_LOGIC_VECTOR (3 downto 0);
           R7 out : out STD LOGIC VECTOR (3 downto 0));
end component;
component MUX 8 way 4 bit
port( I0 : in STD LOGIC VECTOR (3 downto 0);
          I1 : in STD LOGIC VECTOR (3 downto 0);
          12 : in STD LOGIC VECTOR (3 downto 0);
          13 : in STD LOGIC VECTOR (3 downto 0);
          I4 : in STD_LOGIC_VECTOR (3 downto 0);
          I5 : in STD_LOGIC_VECTOR (3 downto 0);
          16 : in STD LOGIC VECTOR (3 downto 0);
          17 : in STD LOGIC VECTOR (3 downto 0);
          S in : in STD LOGIC VECTOR (2 downto 0);
          Y out : out STD LOGIC VECTOR (3 downto 0));
end component;
component ProgramCounter
Port ( Clk : in STD LOGIC;
    Res : in std logic;
           I : in STD LOGIC VECTOR (3 downto 0);
           Y : out STD LOGIC VECTOR (3 downto 0));
end component;
component RCA 4
Port ( I : in STD LOGIC VECTOR (3 downto 0);
           S out : out STD LOGIC VECTOR (3 downto 0));
end component;
component MUX 2 way 3 bit
Port ( I0 : in STD LOGIC VECTOR (2 downto 0);
           I1 : in STD LOGIC VECTOR (2 downto 0);
           S : in STD LOGIC;
           Y : out STD LOGIC VECTOR (2 downto 0));
end component;
component LUT 16 7
    Port ( address : in STD LOGIC VECTOR (3 downto 0);
           data : out STD LOGIC VECTOR (6 downto 0));
end component;
component Comparator
Port ( EN : in STD LOGIC; -- Enable input
           A : in STD LOGIC VECTOR (3 downto 0); --4 bit value: A
           B : in STD LOGIC VECTOR (3 downto 0); --4 bit value: B
           AGreat : out STD_LOGIC; --Is A the greater number?
           BGreat : out STD LOGIC; -- Is B the greater number?
           Equal : out STD LOGIC); -- Are the numbers equal?
end component;
component Bit14 Instruction Decoder
    Port ( Ins : in STD LOGIC VECTOR (13 downto 0);
           JMP CHK : in STD LOGIC VECTOR (3 downto 0);
           AGreat CHK : in std logic;
           Equal CHK : in std logic;
           Reg En : out STD_LOGIC_VECTOR (2 downto 0);
```


```
Im Val : out STD LOGIC VECTOR (3 downto 0);
           Load Sel : out STD LOGIC;
           Mux A : out STD LOGIC VECTOR (2 downto 0);
           Mux B : out STD LOGIC VECTOR (2 downto 0);
           Sub : out STD LOGIC;
           JMP : out STD LOGIC;
           Com En : out STD LOGIC;
           Add En : out STD LOGIC);
end component;
component Carry_Look_Ahead_Adder_Subtractor is
    Port ( A : in STD LOGIC VECTOR (3 downto 0); -- Bus for the first
binary number
           B : in STD LOGIC VECTOR (3 downto 0); -- Bus for the second
binary number
           Add Sub : in STD LOGIC; --Should we add B to A or should we
subtract B from A? (1 for subtraction, 0 for addition)
           EN : in STD LOGIC; --Enable input
           S : inout STD LOGIC VECTOR (3 downto 0); -- Bus for the binary
sum output
           Sign : inout STD LOGIC; --Sign Bit: 1 for negative, 0 for
positive
           Overflow: inout STD LOGIC; --Overflow bit: Is there an
overflow?
           --When the number is negative, is the number in range
[-0,-8]: if yes, there is no overflow => Overflow =0; if no, there is an
overflow => Overflow = 1
           --When the number is positive, is the number in range [+0,
7]: if yes, there is no overflow => Overflow =0; if no, there is an
overflow => Overflow = 1
           Zero : inout STD LOGIC);
end component;
--signals from INSTRUCTION DECODER
signal Reg En, Mux A, Mux B : std logic vector(2 downto 0);
signal Load Sel, Sub, Jump, Add En, Com En : std logic;
signal Im Val:std logic vector(3 downto 0);
--signals from COMPARATOR
signal To Equal CHK, To AGreat CHK : std logic;
--signals from MUX ABOVE DECODER
signal To Register Bank : std logic vector(3 downto 0);
--signals from REGISTER BANK
signal RD0, RD1, RD2, RD3, RD4, RD5, RD6, RD7: std logic vector (3 downto
0);
--signals from MUX A and MUX B
signal From Mux A, From Mux B: std logic vector(3 downto 0);
--signals from ADDER/SUBTRACTOR
signal From Adder Subtractor: std logic vector(3 downto 0);
signal Overflow F, Zero F, Carry F, Sign F:std logic;
--signals from 3 BIT ADDER
signal From 4 Bit Adder: std logic vector(3 downto 0);
```

```
--signals from MUX TO PROGRAM COUNTER
signal To Program Counter: std logic vector(3 downto 0);
--signals from PROGRAM COUNTER
signal From Program Counter: std logic vector(3 downto 0);
--signals from ROM
signal Instruction: std logic vector(13 downto 0);
--signals from CLOCK
signal Clk out : std logic;
begin
Slow Clock : CLOCK
Port map(Clk in => Clk,
        Clk out => Clk out);
Shakthis Instruction Decoder: Bit14 Instruction Decoder
    Port map( Ins => Instruction,
           JMP CHK => From Mux A,
           AGreat CHK => To AGreat CHK,
           Equal CHK => To Equal CHK,
           Reg En => Reg En,
           Im Val => Im Val,
           Load Sel => Load Sel,
           Mux A => Mux A,
           Mux B \Rightarrow Mux B,
           Sub => Sub,
           JMP => Jump,
           Com En => Com En,
           Add En => Add En);
Lords Adder : Carry Look Ahead Adder Subtractor
Port map ( A => From Mux A, --Bus for the first binary number
      B => From Mux B, --Bus for the second binary number
      Add Sub => Sub, --Should we add B to A or should we subtract B
from A? (1 for subtraction, 0 for addition)
      EN =>Add_En, --Enable input
      S => From Adder Subtractor, -- Bus for the binary sum output
      Sign => Sign F, --Sign Bit: 1 for negative, 0 for positive
      Overflow => Overflow F, --Overflow bit: Is there an overflow?
      --When the number is negative, is the number in range [-0,-8]: if
yes, there is no overflow => Overflow =0; if no, there is an overflow =>
Overflow = 1
      --When the number is positive, is the number in range [+0, 7]: if
yes, there is no overflow => Overflow =0; if no, there is an overflow =>
Overflow = 1
      Zero => Zero F --is the number 0?
      );
Madhawas Mux Above InstructionDecoder: MUX 2 way 4 bit
port map(I0 => From Adder Subtractor,
           I1 => Im Val,
           S => Load Sel,
           Y => To Register Bank);
```


```
Madhawas Register Bank: RegisterBank
Port map( S => Reg En,
           RB in => To Register Bank,
           CLK in => Clk out,
           R0 \text{ out } => RD0,
           R1 out =>RD1,
           R2 \text{ out } => RD2,
           R3 \text{ out } => RD3,
           R4 \text{ out } => RD4,
           R5 \text{ out } => RD5,
           R6_out => RD6,
           R7 out =>RD7);
Madhawas Mux A Above Adder: MUX_8_way_4_bit
port map ( IO => RDO,
       I1 => RD1,
       I2 \Rightarrow RD2,
       I3 \Rightarrow RD3,
       I4 \Rightarrow RD4,
       I5 \Rightarrow RD5,
       I6 \Rightarrow RD6,
       I7 \Rightarrow RD7,
       S in => Mux A,
       Y out => From Mux A);
Madhawas Mux B Above Adder: MUX 8 way 4 bit
  port map( I0 => RD0,
         I1 => RD1,
         I2 \Rightarrow RD2
         I3 \Rightarrow RD3,
         I4 \Rightarrow RD4,
         I5 \Rightarrow RD5,
         16 \Rightarrow RD6,
         I7 \Rightarrow RD7
         S in => Mux B,
         Y out => From Mux B);
Shakthis Program Counter: ProgramCounter
         Port map(Clk => Clk out,
              Res => Reset,
              I => To Program Counter,
              Y => From Program Counter);
Sansalas Adder For Program Counter: RCA 4
Port map( I =>From Program Counter,
             S out =>From 4 Bit Adder);
Madhawas Mux For Program Counter: MUX 2 way 4 bit
Port map( I0 => From 4 Bit Adder,
       I1 => Im Val(3 downto 0),
       S => Jump,
       Y => To Program Counter);
Sansalas ROM : PROM
port map( I => From Program Counter,
           0 => Instruction);
```

```
To Display : LUT 16 7
Port map( address => RD7,
     data => S_7Seg);
Lords Comparator : Comparator
Port map( EN => Com_En, --Enable input
           A => From_Mux_A, --4 bit value: A
           B => From Mux B, --4 bit value: B
           AGreat => To AGreat CHK, --Is A the greater number?
           BGreat => BGreater, --Is B the greater number?
           Equal => To Equal CHK); --Are the numbers equal?
RD7Out <= RD7;</pre>
Zero <= Zero F;</pre>
Overflow <= Overflow F;
Sign <= Sign F;</pre>
an <= "1110";
--InsNum <= From Program Counter;
AGreater <= To AGreat CHK;
Equal <= To_Equal_CHK;</pre>
end Behavioral;
```

2.13.3. Elaborated Design Schematic



2.13.4. Timing Diagram



3. Sub-Components

3.1. Full Adder for 4-bit Carry Look Ahead Adder Subtractor

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Full Adder is
    Port ( A : in STD_LOGIC; --First input bit
           B : in STD_LOGIC; --Second input bit
           Carry in : in STD LOGIC; -- Carry input bit
           Sum : out STD LOGIC; --Sum output bit
           Carry out : out STD LOGIC; --Carry output bit
           P : out STD LOGIC; --Propergate output bit
           G : out STD LOGIC); --Generate output bit
end Full Adder;
architecture Behavioral of Full Adder is
component Half Adder
    Port ( A : in STD LOGIC; --First input bit
       B : in STD LOGIC; -- Second input bit
       Sum : out STD LOGIC; --Sum output bit
       Carry : out STD LOGIC); --Carry output bit
end component;
SIGNAL A1, A2, B1, B2: std logic; --signal inputs of the two half adders
SIGNAL Sum1, Sum2, Carry1, Carry2: std logic; --signal outputs of the
two half adders
begin
    Half Adder 2: Half Adder --mapping the bottom half adder
    port map(
        A => A2
        B \Rightarrow B2
        Sum => Sum2,
        Carry => Carry2
    Half Adder 1: Half Adder -- mapping the top half adder
    port map (
        A \Rightarrow A1
        B \Rightarrow B1
        Sum => Sum1,
        Carry => Carry1
--Assigning the inputs to the bottom half adder
A2 \leq A;
B2 <= B;
--Defining generation and propergation bits
P \le Sum2;
G <= Carry2;
--Assigning the inputs to the top half adder
B1 <= Carry in;
A1 \leq Sum2;
```

```
--Defining Carry_out and sum
Carry_out <= Carry2 OR Carry1;
Sum <= Sum1;
end Behavioral;
```

3.2. Carry Look Ahead Logic Unit for 4-bit Carry Look Ahead Adder Subtractor

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Carry Look Ahead is
   Port ( P : in STD_LOGIC_VECTOR (2 downto 0); --Propergate input bus
          G : in STD LOGIC VECTOR (2 downto 0); -- Propergate output bus
          Carry in : in STD LOGIC; -- Carry input bit
          Carry out : out STD LOGIC VECTOR (3 downto 2)); -- Carry
output bus
end Carry Look Ahead;
architecture Behavioral of Carry Look Ahead is
begin
--Defining Carry out(2)
--Defining Carry out(1)
Carry_out(3) \leftarrow (Carry_in AND P(0) AND P(1) AND P(2)) OR (G(0) AND P(1)
AND P(2)) OR (G(1) AND P(2)) OR G(2);
end Behavioral;
```

3.3. D Flip-flop

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity D_FF is
    Port ( D : in STD_LOGIC;
        Res : in STD_LOGIC;
        Clk : in STD_LOGIC;
        Q : out STD_LOGIC;
        Qbar : out STD_LOGIC);
end D_FF;

architecture Behavioral of D_FF is

begin

process (Clk) begin
    if(rising_edge(Clk)) then
        if Res = '1' then
        Q <= '0';</pre>
```

```
Qbar <= '1';
else
    Q <= D;
    Qbar <= not D;
end if;
end if;
end process;

end Behavioral;</pre>
```

3.4. Half Adder

3.5. Decoder 2 to 4

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Decoder_2_to_4 is
    Port ( I : in STD_LOGIC_VECTOR (1 downto 0);
        EN : in STD_LOGIC;
        Y : out STD_LOGIC_VECTOR (3 downto 0));

end Decoder_2_to_4;

architecture Behavioral of Decoder_2_to_4 is

begin
    Y(0) <= EN AND (NOT I(0)) AND (NOT I(1));
    Y(1) <= EN AND (I(0)) AND (NOT I(1));
    Y(2) <= EN AND (NOT I(0)) AND I(1);
    Y(3) <= EN AND I(0) AND I(1);

end Behavioral;</pre>
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Decoder_3_to_8 is
    Port ( I : in STD LOGIC VECTOR (2 downto 0);
           EN : in STD LOGIC;
           Y : out STD LOGIC VECTOR (7 downto 0));
end Decoder 3 to 8;
architecture Behavioral of Decoder 3 to 8 is
COMPONENT Decoder 2 to 4
    Port ( I : in STD LOGIC VECTOR (1 downto 0);
           EN : in STD LOGIC;
           Y : out STD LOGIC VECTOR (3 downto 0));
END COMPONENT;
SIGNAL IO, I1 : STD LOGIC VECTOR (1 DOWNTO 0);
SIGNAL Y0, Y1 : STD LOGIC VECTOR(3 DOWNTO 0);
SIGNAL 12, ENO, EN1 : STD LOGIC;
begin
Decoder 2 to 4 0 : Decoder 2 to 4
    PORT MAP (
        I \Rightarrow I0,
        Y => Y0,
        EN => EN0
Decoder 2 to 4 1 : Decoder 2 to 4
    PORT MAP (
        I \Rightarrow I1,
        Y => Y1,
        EN => EN1
I2 \le I(2);
EN0 \le NOT(I(2)) AND EN;
EN1 \le I(2) AND EN;
IO \leftarrow I(1 DOWNTO 0);
I1 \leftarrow I(1 DOWNTO 0);
Y(3 DOWNTO 0) \le Y0;
Y(7 DOWNTO 4) \le Y1;
end Behavioral;
```

3.7. Comparator Latch for the 4-bit Comparator

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Comparator Latch is
    Port ( An : in STD LOGIC; --n th bit of number A
           Bn : in STD LOGIC; --n th bit of number B
           IA : in STD LOGIC; --input status: A
           IB : in STD_LOGIC; --input status: B
           OA : out STD LOGIC; --output status: A
           OA1 : out STD LOGIC; --AGreat Special Case
           OB : out STD LOGIC; --output status: B
           OB1 : out STD LOGIC); --BGreat Special Case
end Comparator Latch;
architecture Behavioral of Comparator Latch is
begin
    OA <= IA OR NOT(NOT(An) OR Bn OR IB); -- output status: A
    OB <= IB OR NOT(NOT(Bn) OR An OR IA); -- output status: B
    OA1 <= (IA AND An) AND (IB AND NOT(Bn)); --AGreat Special Case
    OB1 <= (IA AND NOT(An)) AND (IB AND Bn); --BGreat Special Case
end Behavioral;
```

3.8. Full Adder

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity FA is
    Port ( A : in STD LOGIC;
           B : in STD LOGIC;
           C in : in STD LOGIC;
           S : out STD LOGIC;
           C out : out STD LOGIC);
end FA;
architecture Behavioral of FA is
component HA
   port (
    A: in std logic;
    B: in std logic;
    S: out std logic;
    C: out std logic);
end component;
SIGNAL HAO S, HAO C, HA1 S, HA1 C: std logic;
begin
```

```
HA_0 : HA
    port map (
    A => A,
    B => B,
    S => HA0_S,
    C => HA0_C);

HA_1 : HA
    port map (
    A => HA0_S,
    B => C_in,
    S => HA1_S,
    C => HA1_C);

C_out <= HA0_C OR HA1_C;
S <= HA1_S;
end Behavioral;
```

3.9. MUX 8 to 1

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Decoder 3 to 8 is
    Port ( I : in STD LOGIC VECTOR (2 downto 0);
           EN : in STD LOGIC;
           Y : out STD LOGIC VECTOR (7 downto 0));
end Decoder 3 to 8;
architecture Behavioral of Decoder 3 to 8 is
COMPONENT Decoder 2 to 4
    Port ( I : in STD LOGIC VECTOR (1 downto 0);
           EN : in STD LOGIC;
           Y : out STD_LOGIC_VECTOR (3 downto 0));
END COMPONENT;
SIGNAL IO, I1 : STD LOGIC VECTOR (1 DOWNTO 0);
SIGNAL Y0, Y1 : STD LOGIC VECTOR (3 DOWNTO 0);
SIGNAL 12, ENO, EN1 : STD LOGIC;
begin
Decoder_2_to_4_0 : Decoder_2_to_4
    PORT MAP (
        I \Rightarrow I0,
        Y \Rightarrow Y0,
        EN => EN0
        );
Decoder 2 to 4 1 : Decoder 2 to 4
    PORT MAP (
        I \Rightarrow I1,
```

```
Y => Y1,

EN => EN1

);

I2 <= I(2);

EN0 <= NOT(I(2)) AND EN;

EN1 <= I(2) AND EN;

I0 <= I(1 DOWNTO 0);

I1 <= I(1 DOWNTO 0);

Y(3 DOWNTO 0) <= Y0;

Y(7 DOWNTO 4) <= Y1;

end Behavioral;
```

3.10. 4-Bit Register

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Register 4 bit is
   Port ( R in : in STD LOGIC VECTOR (3 downto 0);
           En : in STD LOGIC;
           Clk : in STD LOGIC;
           R out : out STD LOGIC VECTOR (3 downto 0));
end Register_4_bit;
architecture Behavioral of Register 4 bit is
begin
   process (clk) begin
        if (rising_edge(clk)) then
            if EN = '1' then
                R out <= R in;
            end if;
        end if;
    end process;
end Behavioral;
```

3.11. 2-way 3-bit MUX

4. Legend for the Number System

7-segment Output	Decimal Representation	7-segment Output	Decimal Representation
0	0	8	-8
1	+1	9	-7
2	+2	a	-6
3	+3	b	-5
4	+4	С	-4
5	+5	d	-3
6	+6	е	-2
7	+7	f	-1

5. Compiler for Improved Nanoprocessor

5.1. Details

The Compiler is a Python program that converts Assembly code into machine language that can be directly pasted in the VHDL Source Code of the <u>Program ROM</u>. This was created for ease of program writing. It does this by reading from a text file named "code.txt" that contains the assembly code to be compiled, turns it into machine code and rewrites the same file. Note that this compiler works only for the <u>Improved Nanoprocessor</u>.

5.2. Source Code

```
import re
machineCode = []
def to 4 bit signed binary(number):
   if not (-8 \le number \le 7):
       raise ValueError("Number must be between -8 and 7 (inclusive).")
   if number >= 0:
       binary string = format(number, '04b')
       two complement = (number + 16) % 16
       binary string = format(two complement, '04b')
   return binary string
def AddFunc(rest, no):
   if re.fullmatch(r'[r][0-7],[r][0-7]', rest):
       splitS = rest.split(",")
       firstR = int(splitS[0][-1])
       if firstR == 0 or firstR == 1 or firstR == 2:
           print(f"line {no}: WARNING: R{firstR} is a Read-Only Register.")
       secondR = int(splitS[1][-1])
       bs1 = bin(firstR)[2:].zfill(3)
       bs2 = bin(secondR)[2:].zfill(3)
       return "0000" + bs1 + bs2 + "0000"
   else:
       print(f"line {no}: ERROR")
def SubFunc(rest, no):
   if re.fullmatch(r'[r][0-7],[r][0-7]', rest):
       splitS = rest.split(",")
       firstR = int(splitS[0][-1])
       if firstR == 0 or firstR == 1 or firstR == 2:
           print(f"line {no}: WARNING: R{firstR} is a Read-Only Register.")
       secondR = int(splitS[1][-1])
       bs1 = bin(firstR)[2:].zfill(3)
       bs2 = bin(secondR)[2:].zfill(3)
       return "0001" + bs1 + bs2 + "0000"
   else:
       print(f"line {no}: ERROR")
```

```
def MoviFunc(rest, no):
   if re.fullmatch(r'r[0-7],-?[0-7]|r[0-7],-8', rest):
       splitS = rest.split(",")
       firstR = int(splitS[0][-1])
       if firstR == 0 or firstR == 1 or firstR == 2:
           print(f"line {no}: WARNING: R{firstR} is a Read-Only Register.")
       bs1 = bin(firstR)[2:].zfill(3)
       second = int(splitS[1])
       data = to 4 bit_signed_binary(second)
       return "0010" + bs1 + "000" + data+""
   else:
       print(f"line {no}: ERROR")
def JZRFunc(rest, no):
   if re.fullmatch(r'[r][0-7],[1-9]|[r][0-7],1[0-6]', rest):
       splitS = rest.split(",")
       firstR = int(splitS[0][-1])
       secondR = int(splitS[1]) - 1
       bs1 = bin(firstR)[2:].zfill(3)
       bs2 = bin(secondR)[2:].zfill(4)
       return "0011" + bs1 + "000" + bs2+""
   else:
       print(f"line {no}: ERROR")
def INC(rest, no):
   rest = rest.strip()
   if re.fullmatch(r'[r][0-7]', rest):
       firstR = int(rest[-1])
       if firstR == 0 or firstR == 1 or firstR == 2:
           print(f"line {no}: WARNING: R{firstR} is a Read-Only Register.")
       bs1 = bin(firstR)[2:].zfill(3)
       return "0100" + bs1 + "0010000"
   else:
       print(f"line {no}: ERROR")
def DEC(rest, no):
   rest = rest.strip()
   if re.fullmatch(r'[r][0-7]', rest):
       firstR = int(rest[-1])
       if firstR == 0 or firstR == 1 or firstR == 2:
           print(f"line {no}: WARNING: R{firstR} is a Read-Only Register.")
       bs1 = bin(firstR)[2:].zfill(3)
       return "0101" + bs1 + "0100000"
   else:
       print(f"line {no}: ERROR")
def NEG(rest, no):
   rest = rest.strip()
   if re.fullmatch(r'[r][0-7]', rest):
       firstR = int(rest[-1])
       if firstR == 0 or firstR == 1 or firstR == 2:
           print(f"line {no}: WARNING: R{firstR} is a Read-Only Register.")
       bs1 = bin(firstR)[2:].zfill(3)
       return "0110" + bs1 + "0000000"
   else:
       print(f"line {no}: ERROR")
```

```
def RES(rest, no):
   rest = rest.strip()
   if re.fullmatch(r'[r][0-7]', rest):
       firstR = int(rest[-1])
       if firstR == 0 or firstR == 1 or firstR == 2:
           print(f"line {no}: WARNING: R{firstR} is a Read-Only Register.")
       bs1 = bin(firstR)[2:].zfill(3)
       return "0111" + bs1 + "0000000"
   else:
       print(f"line {no}: ERROR")
def COM(rest, no):
   if re.fullmatch(r'[r][0-7],[r][0-7]', rest):
       splitS = rest.split(",")
       firstR = int(splitS[0][-1])
       secondR = int(splitS[1][-1])
       bs1 = bin(firstR)[2:].zfill(3)
       bs2 = bin(secondR)[2:].zfill(3)
       return "1000" + bs1 + bs2 + "0000"
   else:
       print(f"line {no}: ERROR")
def IFAG(rest, no):
   if re.fullmatch(r'[r][0-7],[r][0-7],[0-9]|[r][0-7],[r][0-7],1[0-6]', rest):
       splitS = rest.split(",")
       firstR = int(splitS[0][-1])
       secondR = int(splitS[1][-1])
       address = int(splitS[2]) - 1
       bs1 = bin(firstR)[2:].zfill(3)
       bs2 = bin(secondR)[2:].zfill(3)
       addressBin = bin(address)[2:].zfill(4)
       return "1010"+bs1+bs2+addressBin
   else:
       print(f"line {no}: ERROR")
def IFE(rest, no):
   if re.fullmatch(r'[r][0-7],[r][0-7],[0-9]|[r][0-7],[r][0-7],1[0-6]', rest):
       splitS = rest.split(",")
       firstR = int(splitS[0][-1])
       secondR = int(splitS[1][-1])
       address = int(splitS[2]) - 1
       bs1 = bin(firstR)[2:].zfill(3)
       bs2 = bin(secondR)[2:].zfill(3)
       addressBin = bin(address)[2:].zfill(4)
       return "1011"+bs1+bs2+addressBin
   else:
       print(f"line {no}: ERROR")
def IFNE(rest, no):
   if re.fullmatch(r'[r][0-7],[r][0-7],[0-9]|[r][0-7],[r][0-7],1[0-6]', rest):
       splitS = rest.split(",")
       firstR = int(splitS[0][-1])
       secondR = int(splitS[1][-1])
       address = int(splitS[2]) - 1
       bs1 = bin(firstR)[2:].zfill(3)
       bs2 = bin(secondR)[2:].zfill(3)
       addressBin = bin(address)[2:].zfill(4)
       return "1100"+bs1+bs2+addressBin
   else:
       print(f"line {no}: ERROR")
def is_not_single_word(string):
```

```
pattern = r'\s'
   if re.search(pattern, string):
       return True # The string is not a single word (contains whitespace)
   else:
       return False # The string is a single word (does not contain
def write_list_to_file(filename, data_list, lines):
   with open(filename, 'w') as file:
       n = len(data list)
       for x in range(n-1):
           file.write(f"\"\{data\_list[x]\}\", \ --\{lines[x].upper().strip()\}\")
       file.write(f"\"{data list[n-1]}\" --{lines[n-1].upper().strip()}")
       file.close()
def compileLine(line, no):
   rest = ""
   if is_not_single_word(line):
       splitS = line.split(" ", 1)
       rest = splitS[1].replace(" ", "")
   else:
       splitS = [line]
   function = splitS[0]
   match function:
       case "add":
           return AddFunc(rest, no)
       case "sub":
           return SubFunc(rest, no)
       case "movi":
           return MoviFunc(rest, no)
       case "jzr":
           return JZRFunc(rest, no)
       case "inc":
           return INC(rest, no)
       case "dec":
           return DEC (rest, no)
       case "neg":
           return NEG(rest, no)
       case "res":
           return RES (rest, no)
       case "com":
           return COM(rest, no)
       case "nop":
           return "10010000000000"
       case "ifaq":
           return IFAG(rest, no)
       case "ife":
           return IFE (rest, no)
       case "ifne":
           return IFNE (rest, no)
           print(f"line {no}: ERROR: Keyword {function.upper()} isn't
recognized.")
```

```
fileToCompile = open('code.txt', 'r')
lines = fileToCompile.readlines()
if len(lines) > 16:
  print("ERROR: Too many lines of code")
else:
  x = 0
  for line in lines:
       line = line.strip()
       line = line.lower()
      machineCode.append(compileLine(line, x))
   print(x)
   if None in machineCode:
      print("Compilation Failed")
   else:
       for n in range(16-x):
          machineCode.append("1001000000000")
           lines.append("Filled in with NOP")
       print(lines)
       write_list_to_file("code.txt", machineCode, lines)
       print("Compilation Successful")
```

6. Code Examples for the Improved Nano-Processor

6.1. Fibonacci Sequence

6.1.1. Assembly Code

```
MOVI R7, 0
MOVI R4, 5
MOVI R7, 1
MOVI R6, 0
ADD R7, R6
DEC R4
SUB R6, R7
JZR R4, 10
JZR R0, 5
JZR R0, 10
```

6.1.2. Machine Code (Compiler Output)

```
"00101110000000", --MOVI R7, 0
"00101000000101", --MOVI R4, 5
"00101110000001", --MOVI R7, 1
"00101100000000", --MOVI R6, 0
"00001111100000", --ADD R7, R6
"01011000100000", --DEC R4
"00011101110000", --SUB R6, R7
"00111000001001", --JZR R4, 10
"00110000000100", --JZR R0, 5
"00110000001001", --JZR R0, 10
"1001000000000", --FILLED IN WITH NOP
"1001000000000" --FILLED IN WITH NOP
```

6.2. Iteratively add 1+2+3

6.2.1. Assembly Code

```
MOVI R3,2
MOVI R7,3
MOVI R6, 1
NEG R6
ADD R7, R3
ADD R3, R6
JZR R3, 7
JZR R0, 5
```

6.2.2. Machine Code (Compiler Output)

```
"00100110000010", --MOVI R3,2
"00101110000011", --MOVI R7,3
"00101100000001", --MOVI R6, 1
"01101100000000", --NEG R6
"00001110110000", --ADD R7, R3
"00000111100000", --ADD R3, R6
"00110110000110", --JZR R3, 7
"0011000000100", --JZR R0, 5
"1001000000000", --FILLED IN WITH NOP
"1001000000000" --FILLED IN WITH NOP
```

6.3. A Program to showcase If and Comparator related instructions


6.3.1. Assembly Code

```
MOVI R3, 3
MOVI R7, 5
MOVI R4, 5
IFAG R7, R3, 7
IFE R7, R3, 10
NOP
DEC R7
JZR RO, 4
NOP
INC R7
IFNE R7, R4, 10
IFE R7, R4, 14
NOP
INC R3
IFE R7, R3, 15
IFNE R7, R3, 4
```

6.3.2. Machine Code (Compiler Output)

```
"00100110000011", --MOVI R3, 3
"00101110000101", --MOVI R7, 5
"00101000000101", --MOVI R4, 5
"10101110110110", --IFAG R7, R3, 7
"10111110111001", --IFE R7, R3, 10
"1001000000000", --NOP
"01011110100000", --DEC R7
"00110000000011", --JZR RO, 4
"1001000000000", --NOP
"01001110010000", --INC R7
"11001111001001", --IFNE R7, R4, 10
"10111111001101", --IFE R7, R4, 14
"1001000000000", --NOP
"01000110010000", --INC R3
"10111110111110", --IFE R7, R3, 15
"11001110110011" --IFNE R7, R3, 4
```

Enlarged Elaborated Design Schematic



GROUP 17 84

Contribution of Each Team Member

• Abhayawickrama G.M.A.M. 220011G : 40 Hours

o 2-way 4-bit MUX

o Register Bank

o 8-way 4-bit MUX

• Gangadari M.D.S. 220178X : 40 Hours

o Program ROM

o 4-bit RCA for Program Counter

• Senevirathne S.M.P.U. 220599M : 40 Hours

o 4-bit Carry Look Ahead Adder/Subtractor

o 4-bit Comparator

• Weerawansa M.S.I. 220690J : 40 Hours

Instruction Decoder

o Program Counter