ASSIGNMENT

DESIGNING 4 bit PC using verilog HDL

COURSE ID: 415

ID : 1606038 EEE, Sec A The following instructions were carried out by the Verilog Code:

Roll XX8		
1	ADD A,B	
2	SUB A,B	
3	XCHG B,A	
4	RCL B	
5	SHR A	
6	MOV	
	[ADDRESS],A	
7	XOR	
	A,[ADDRESS]	
8	AND A,B	
9	OR	
	B,[ADDRESS]	
10	OUT A	
11	JZ ADDRESS	
12	PUSH B	
13	POP B	
14	CALL ADDRESS	
15	RET	
16	HLT	

The following verilog was first constructed in the EDA playground and the finally simulated in the quartusII software.

```
module amar_4_bit_er_PC (
clk,AX,BX,uiui,
          A_OUT, B_OUT,
          CARRY_FLAG, ZERO_FLAG,
 5
6
7
          instruction, I_WANNA_SHOW_THE_OUTPUT,
          \verb|stack_pointer,index_pointer|\\
                                                                       );
         input [3:0]AX;
input [3:0]BX;
 8
         input clk;
10
         input [3:0] instruction;
11
12
         output uiui;
13
14
         output reg [3:0]A_OUT,B_OUT,I_WANNA_SHOW_THE_OUTPUT;
15
         // all the flags
16
17
18
19
         output reg CARRY_FLAG;
output reg ZERO_FLAG;
output reg [3:0]stack_pointer;
output reg [3:0]index_pointer;
20
         reg [3:0]SLACK_M[15:0];
21
22
          reg [3:0]INTERM;
23
24
          reg CARRY_IN;
         reg [3:0]instruction_no;
reg [3:0]memo[15:0]; // for proper simulation of ram memory in PC
25
26
27
28
29
          reg address;
30
31
32
          always @(posedge clk)
33
34 = 35
          begin
              index pointer = 4'b 0001;
36
              stack_pointer = 4'b 0010;
37
38
39
               instruction_no = instruction;
              CARRY_IN = 1'b0;
address = 1'b 1;
40
              memo[address] = 4'b 0010;
              SLACK_M[4'b 0001] = 4'b 1001;
SLACK_M[4'b 0010] = 4'b 1111;
41
42
43
              case(instruction_no)
45 //-----
```

```
case (instruction no)
45
         4'b 0001 : // 4 bit full adder ADD A,B
46
47 ■
             begin
                  {CARRY FLAG, A OUT} = AX + BX ;
48
49
                 //CARRY FLAG = (AX & BX) | (AX & CARRY IN) | (BX & CARRY IN);
50
                  //instruction no = instruction no+ 1'b 1;
51
52
53
          4'b 0010 : // 4 bit subtraction SUB A,B
54 ■
            begin
55
                   INTERM = ~BX;
                  {CARRY FLAG, A OUT} = AX + INTERM ;
56
                  //CARRY FLAG = (AX & BX) | (AX & CARRY IN) | (BX & CARRY IN);
57
58
                 //instruction no = instruction no+ 1'b 1;
59
             end
60
61
           4'b 0011 : // exchange
62
             begin
               A OUT = BX;
63
64
               B OUT = AX;
65
              //instruction_no = instruction_no+ 1'b 1;
66
             end
67
68
           4'b 0100 : // 4. RCL B
69 ■
            begin
70
                B OUT[3:0] = {BX[2:0], BX[3]};
71
                CARRY FLAG = BX[3];
               //instruction_no = instruction_no+ 1'b 1;
72
73
             end
74
75
          4'b 0101 : // 5.SHR A
76 ■
            begin
                A_OUT[2:0] = AX[3:1];
77
                \overline{A} OUT[3] = 0;
78
79
               CARRY_FLAG = AX[0];
               //instruction_no = instruction_no+ 1'b 1;
80
81
```


```
4'b 0110 : // 6. MOV [address] ,A
85 🗏
             begin
86
               memo[address] = AX;
87
               I WANNA SHOW THE OUTPUT = memo[address];
88
               //instruction no = instruction no+ 1'b 1;
89
 90
91
            4'b 0111 : // 7. XOR A, [ADDRESS]
92
93
               A_OUT = AX^memo[address];
//instruction_no = instruction_no+ 1'b 1;
94
95
96
97
            4'b 1000 : // 8. AND A,B
99 🔳
             begin
              A_OUT = AX&BX;
100
101
                //instruction_no = instruction_no+ 1'b 1;
102
             end
103
104
            4'b 1001 : // 9. OR B, [ADDRESS]
105
             begin
106
              B_OUT = BX|memo[address];
               //memo[address] = 4'b 0010
//instruction_no = instruction_no+ 1'b 1;
107
108
109
             end
110
111
            4'b 1010 : // 10. OUT A
             begin
112 ■
               A_OUT = AX;
113
114
                //instruction_no = instruction_no+ 1'b 1;
115
116 //----
             4'b 1011 : // 11. JZ ADDRESS
117
118
             begin
119
                if (ZERO FLAG == 1) instruction no = address;
               //instruction_no = instruction_no+ 1'b 1;
120
121
122
123
124 ■
            4'b 1100 : // 12. PUSH B
             begin
125
                SLACK M [4'b 0010] = BX;
               I WANNA SHOW THE OUTPUT = SLACK M [4'b 0010];
//instruction_no = instruction_no+ 1'b 1;
126
127
128
             end
```

```
129
130
             4'b 1101 : // 13. pop B
131
            begin
              B OUT = SLACK M [4'b 0010];
132
              //SLACK_M[4'b 0010] = 4'b 1111;
133
134
              //instruction no = instruction no+ 1'b 1;
135
136
            end
137
138
           4'b 1110 : //14. CALL ADDRESS
139 ■
             begin
140
              SLACK_M[stack_pointer] = index_pointer;
               // index pointer = 4'b 0001;
141
142
               index pointer = address;
143
               // address = 1'b 1;
144
               stack pointer = stack pointer + 4'b 0001;
145
146
             //instruction no = instruction no+ 1'b 1;
147
      //-----
148
149
            4'b 1111: //ret
150 ■
           begin
151
             stack_pointer = stack_pointer - 1;
152
             index pointer = SLACK M[stack pointer];
153
             //instruction no = instruction no+ 1'b 1;
154
            end
155
     //----
156
           default:
157
158 ■
           /* nothing happens here, and as the same case
159
           every posedge, the outcome will be constant */
160
161
          endcase
162
     end
163
164 endmodule
```

The outputs of the code will depend on the instructions provided through the wvf files in quartus.

The following outputs are observed for the different instructions:

INSTRUCTION 1:



Here, the inputs were

A = 1111; B = 1000; on adding them, we get

A+B = 10111;


This means there will be a carry of 1 and the sum, being a 4 bit output, will be 0111 or 7.

As we can see in our simulation,

 $A_OUT = 7$;

Therefore, the simulation is working properly.

Instruction 2:




Here, we observed the subtraction operation where,

A = 1111; B = 1000;

Therefore, Output A = 1111 - 1000 = 0111
Or, the output will be 7; and the carry flag will be 0.

Instruction 3:




Here, the code was supposed to exchange the values of A and B.

As it can be seen in the waveform, the output

```
A_OUT = 8 = binary(1000) = B;

B_OUT = 15 = binary(1111) = A;
```

Instruction 4:




Here, B = 1000;

On Rotate Left, the left most bit will go to carry flag, and the output B will be replaced with binary(0001) or 1.

Here, from waveform we can see: B_OUT = 1 CARRY FLAG = 1

Therefore, this is the required output.

Instruction 5:




Here, A = 1111 will be shifter right and the following should be the output A = 0111; where the right most bit will go to carry.

In my waveform diagram:

```
A_OUT = 7 = binary(0111);
CARRY FLAG = 1;
```

Therefore, this is the required output.

Instruction 6:



To observe the validity of the command, the following values were taken for memo[address]: Address = binary(1)

Memo[1] = binary(0010);

But, as the address was taken as a register, the output was shown through an output variable "I_WANNA_SHOW_THE_OUTPUT"

The following output was obtained:

```
I_WANNA_SHOW_THE_OUTPUT = 0010 (if we didn't execute the code)
I_WANNA_SHOW_THE_OUTPUT = binary (1111) = 15 = A
```

Instruction 7:

The truth table for XOR operation:

x_1	x_2	$x_1 \text{ XOR } x_2$
0	0	0
0	1	1
1	0	1
1	1	0

Here,


A = 1111 Address = 0001

Output should be = 1110;

Which corresponds with the obtained output.

Therefore the code seems valid.

Instruction 8:



Since

A = 1111

B= 1000

Result should be = 1000

In decimal = 8

As it can be seen from output,A_OUT= 8, the code can be considered valid for this case.

Instruction 9:



Here,

B = 1000;

Memo[address] = 0010;

Output will be = 1010;

Output in decimal = 12.

As it can be seen from the output waves, A_OUT = 12, the code can be considered valid.

Instruction 10:

The code snippet for 10. OUT A

```
4'b 1010 : // 10. OUT A

begin
A_OUT = AX;
instruction_no = instruction_no+ 1'b 1;
end
```

The OUTPUT WAVE SHAPE



Here, the values in A is assigned to output.

A = 1111;

Output sould be = 1111 or 15 in decimal, which is obtained in wave diagram.

Instruction 11:

The following code is made to make the next command execute the command 1. Due to simulation device limitations, the execution time was taking too long and the results were not showable. On running the code, the remaining cases could not have been shown, as the command will perpetually move through the command 1 to 11.

Instruction 12:

```
4'b 1100 : // 12. PUSH B

begin


SLACK_M [4'b 0010] = BX;

I_WANNA_SHOW_THE_OUTPUT = SLACK_M [4'b 0010];

instruction_no = instruction_no+ 1'b 1;
```

The code snippet for 12. PUSH B

The OUTPUT WAVE SHAPE




Here,

Input B = 1000;

This value was stored in the slack memory. To validate the assumption, we see the output of the slack memory in the same address in another variable

Here, I_WANNA_SEE_THE_OUTPUT = 8 = binary (1000) = B Thus, this is the required output.

Instruction 13:




In the slack memory , the value at the certain address was defined beforehand to the see effectivity of the code.

Here,

 $B_OUT = 15 = binary(1111) = value stored in SLACK_M (4'b 0010)$


Instruction 14:



Here, the index pointer is stored in slack memory and the address is stored in the index pointer. Here, index pointer = 0001 (which is same as the address)

Slack pointer = 0011 which one more than the pre-defined slack pointer value 0010.

Instruction 15:



Here, the stack pointer is retracted,

Stack pointer value = 0001, which is 1 bit less than the pre-defined value 0010. Index pointer stores the memory in the SLACK addressed by the slack pointer. Here, data at slack memory in address 0001 is 1001.

As seen in waveform

Index_[pointer = 1001; Slack pointer = 0001;

Hence, the outputs are what we expected.

Instruction 16:

This instruction was executed through the default case. Here, the value sustains throughout the future iterations,

The code snippet for 16. HLT

```
default:
  /* nothing happens here, and as the same case
  every posedge, the outcome will be constant |*/
  ;
endcase
```

The OUTPUT WAVE SHAPE



The code executed all the commands asked in the requirements, separately, based on the command calls.