```
☐ tensorflow / tensorflow (Public)
<> Code
            Issues 2.1k  Pull requests 283
                                                     Actions Projects 1
  ጕ 5100e359ae ▼
tensorflow / tensorflow / core / kernels / bincount_op.cc
      penpornk Prevent out-of-bound accesses in SparseBincount. ... ✓
                                                                                       ( History
 At 9 contributors 🕼 🏶 🨭 🦱 🧑 📵 🔞
  526 lines (467 sloc) | 19.3 KB
        /* Copyright 2017 The TensorFlow Authors. All Rights Reserved.
    2
        Licensed under the Apache License, Version 2.0 (the "License");
    3
        you may not use this file except in compliance with the License.
        You may obtain a copy of the License at
    5
    6
    7
            http://www.apache.org/licenses/LICENSE-2.0
    8
    9
        Unless required by applicable law or agreed to in writing, software
        distributed under the License is distributed on an "AS IS" BASIS,
   10
        WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
   11
        See the License for the specific language governing permissions and
   12
        limitations under the License.
   13
   14
        15
        // See docs in ../ops/math_ops.cc.
   16
   17
   18
        #include "tensorflow/core/platform/errors.h"
        #define EIGEN_USE_THREADS
   19
   20
        #include "tensorflow/core/framework/op_kernel.h"
   21
        #include "tensorflow/core/framework/register_types.h"
   22
        #include "tensorflow/core/framework/types.h"
   23
        #include "tensorflow/core/kernels/bincount_op.h"
   24
        #include "tensorflow/core/kernels/fill_functor.h"
   25
        #include "tensorflow/core/lib/core/threadpool.h"
        #include "tensorflow/core/platform/types.h"
   27
        #include "tensorflow/core/util/determinism.h"
   28
   29
```

```
30
     namespace tensorflow {
31
32
     using thread::ThreadPool;
33
34
     typedef Eigen::ThreadPoolDevice CPUDevice;
35
     typedef Eigen::GpuDevice GPUDevice;
36
37
     namespace functor {
38
39
     template <typename Tidx, typename T>
     struct BincountFunctor<CPUDevice, Tidx, T, true> {
40
       static Status Compute(OpKernelContext* context,
41
                              const typename TTypes<Tidx, 1>::ConstTensor& arr,
42
43
                              const typename TTypes<T, 1>::ConstTensor& weights,
44
                              typename TTypes<T, 1>::Tensor& output,
                              const Tidx num bins) {
45
46
         Tensor all_nonneg_t;
         TF RETURN IF ERROR(context->allocate temp(
47
             DT_BOOL, TensorShape({}), &all_nonneg_t, AllocatorAttributes()));
48
         all nonneg t.scalar<bool>().device(context->eigen cpu device()) =
49
50
             (arr >= Tidx(0)).all();
51
         if (!all nonneg t.scalar<bool>()()) {
           return errors::InvalidArgument("Input arr must be non-negative!");
52
         }
53
54
         // Allocate partial output bin sums for each worker thread. Worker ids in
55
         // ParallelForWithWorkerId range from 0 to NumThreads() inclusive.
56
57
         ThreadPool* thread_pool =
             context->device()->tensorflow_cpu_worker_threads()->workers;
58
59
         const int64_t num_threads = thread_pool->NumThreads() + 1;
         Tensor partial bins t;
60
         TF_RETURN_IF_ERROR(context->allocate_temp(
61
             DT_BOOL, TensorShape({num_threads, num_bins}), &partial_bins_t));
62
         auto partial_bins = partial_bins_t.matrix<bool>();
63
64
         partial bins.setZero();
         thread_pool->ParallelForWithWorkerId(
65
             arr.size(), 8 /* cost */,
66
67
             [&](int64_t start_ind, int64_t limit_ind, int64_t worker_id) {
               for (int64_t i = start_ind; i < limit_ind; i++) {</pre>
68
                 Tidx value = arr(i);
69
70
                 if (value < num bins) {</pre>
                    partial_bins(worker_id, value) = true;
71
72
                 }
73
               }
74
             });
75
76
         // Sum the partial bins along the 0th axis.
         Eigen::array<int, 1> reduce_dim({0});
77
         output.device(context->eigen_cpu_device()) =
78
```

```
79
              partial bins.any(reduce dim).cast<T>();
80
          return Status::OK();
81
        }
82
      };
83
84
      template <typename Tidx, typename T>
85
      struct BincountFunctor<CPUDevice, Tidx, T, false> {
        static Status Compute(OpKernelContext* context,
86
87
                               const typename TTypes<Tidx, 1>::ConstTensor& arr,
                               const typename TTypes<T, 1>::ConstTensor& weights,
88
89
                               typename TTypes<T, 1>::Tensor& output,
                               const Tidx num bins) {
90
91
          Tensor all nonneg t;
92
          TF_RETURN_IF_ERROR(context->allocate_temp(
93
              DT_BOOL, TensorShape({}), &all_nonneg_t, AllocatorAttributes()));
          all nonneg t.scalar<bool>().device(context->eigen cpu device()) =
94
95
               (arr >= Tidx(0)).all();
          if (!all_nonneg_t.scalar<bool>()()) {
96
97
             return errors::InvalidArgument("Input arr must be non-negative!");
          }
98
99
100
          // Allocate partial output bin sums for each worker thread. Worker ids in
          // ParallelForWithWorkerId range from 0 to NumThreads() inclusive.
101
          ThreadPool* thread_pool =
102
               context->device()->tensorflow_cpu_worker_threads()->workers;
103
          const int64_t num_threads = thread_pool->NumThreads() + 1;
104
          const Tidx* arr_data = arr.data();
105
          const std::ptrdiff_t arr_size = arr.size();
106
          const T* weight_data = weights.data();
107
          if (weights.size() && weights.size() != arr_size) {
108
            return errors::InvalidArgument(
109
                 "Input indices and weights must have the same size.");
110
          }
111
          if (num_threads == 1) {
112
113
            output.setZero();
            T* output_data = output.data();
114
            if (weights.size()) {
115
116
              for (int64_t i = 0; i < arr_size; i++) {</pre>
                const Tidx value = arr_data[i];
117
                if (value < num_bins) {</pre>
118
119
                   output_data[value] += weight_data[i];
120
                }
              }
121
122
            } else {
123
              for (int64_t i = 0; i < arr_size; i++) {</pre>
                const Tidx value = arr_data[i];
124
                if (value < num_bins) {</pre>
125
                   // Complex numbers don't support "++".
126
127
                   output_data[value] += T(1);
```

```
128
                }
129
               }
130
            }
          } else {
131
132
            Tensor partial bins t;
133
            TF RETURN IF ERROR(context->allocate temp(
                 DataTypeToEnum<T>::value, TensorShape({num_threads, num_bins}),
134
135
                 &partial_bins_t));
             auto partial bins = partial bins t.matrix<T>();
136
            partial_bins.setZero();
137
            thread pool->ParallelForWithWorkerId(
138
                 arr size, 8 /* cost */,
139
                 [&](int64 t start ind, int64 t limit ind, int64 t worker id) {
140
                   if (weights.size()) {
141
142
                     for (int64 t i = start ind; i < limit ind; i++) {</pre>
                       Tidx value = arr data[i];
143
                       if (value < num_bins) {</pre>
144
                         partial_bins(worker_id, value) += weight_data[i];
145
                       }
146
                     }
147
148
                   } else {
149
                     for (int64 t i = start ind; i < limit ind; i++) {</pre>
150
                       Tidx value = arr data[i];
                       if (value < num_bins) {</pre>
151
152
                         // Complex numbers don't support "++".
                         partial_bins(worker_id, value) += T(1);
153
                       }
154
                     }
155
156
                   }
157
                 });
158
             // Sum the partial bins along the 0th axis.
159
            Eigen::array<int, 1> reduce_dim({0});
160
            output.device(context->eigen_cpu_device()) = partial_bins.sum(reduce_dim);
161
162
          }
          return Status::OK();
163
164
        }
165
      };
166
167
      template <typename Tidx, typename T, bool binary_output>
      struct BincountReduceFunctor<CPUDevice, Tidx, T, binary_output> {
168
169
        static Status Compute(OpKernelContext* context,
170
                               const typename TTypes<Tidx, 2>::ConstTensor& in,
171
                                const typename TTypes<T, 2>::ConstTensor& weights,
172
                               typename TTypes<T, 2>::Tensor& out,
                               const Tidx num_bins) {
173
174
          const int num_rows = out.dimension(0);
          const int num_cols = in.dimension(1);
175
          ThreadPool* thread_pool =
176
```

```
177
               context->device()->tensorflow cpu worker threads()->workers;
178
          thread pool->ParallelForWithWorkerId(
179
               num rows, 8 / * cost */,
              [&](int64_t start_row, int64_t end_row, int64_t worker_id) {
180
                 for (int64_t i = start_row; i < end_row; ++i) {</pre>
181
                   for (int64_t j = 0; j < num_cols; ++j) {</pre>
182
                     Tidx value = in(i, j);
183
                     if (value < num_bins) {</pre>
184
                       if (binary output) {
185
                         out(i, value) = T(1);
186
                       } else {
187
                         if (weights.size()) {
188
                           out(i, value) += weights(i, j);
189
                         } else {
190
191
                           out(i, value) += T(1);
192
                         }
                       }
193
194
                     }
195
                   }
                 }
196
197
              });
198
          return Status::OK();
199
        }
200
      };
201
202
      } // namespace functor
203
204
      template <typename Device, typename T>
      class BincountOp : public OpKernel {
205
       public:
206
        explicit BincountOp(OpKernelConstruction* ctx) : OpKernel(ctx) {}
207
208
209
        void Compute(OpKernelContext* ctx) override {
          const Tensor& arr_t = ctx->input(0);
210
211
          const Tensor& size tensor = ctx->input(1);
          OP_REQUIRES(ctx, size_tensor.dims() == 0,
212
213
                       errors::InvalidArgument("Shape must be rank 0 but is rank ",
214
                                                size_tensor.dims()));
215
          int32_t size = size_tensor.scalar<int32_t>()();
216
          OP_REQUIRES(
217
              ctx, size >= 0,
              errors::InvalidArgument("size (", size, ") must be non-negative"));
218
219
220
          const Tensor& weights_t = ctx->input(2);
          const auto arr = arr_t.flat<int32_t>();
221
222
          const auto weights = weights_t.flat<T>();
223
          Tensor* output_t;
          OP_REQUIRES_OK(ctx,
224
225
                          ctx->allocate_output(0, TensorShape({size}), &output_t));
```

```
226
          auto output = output t->flat<T>();
227
          OP_REQUIRES_OK(ctx,
228
                          functor::BincountFunctor<Device, int32 t, T, false>::Compute(
229
                              ctx, arr, weights, output, size));
230
        }
231
      };
232
233
      #define REGISTER_KERNELS(type)
234
        REGISTER KERNEL BUILDER(
235
            Name("Bincount").Device(DEVICE_CPU).TypeConstraint<type>("T"), \
236
            BincountOp<CPUDevice, type>)
237
238
      TF CALL NUMBER TYPES(REGISTER KERNELS);
239
      #undef REGISTER_KERNELS
240
      #if GOOGLE CUDA || TENSORFLOW USE ROCM
241
242
243
      #define REGISTER_KERNELS(type)
        REGISTER KERNEL BUILDER(Name("Bincount")
244
                                     .Device(DEVICE GPU)
245
246
                                     .HostMemory("size")
247
                                     .TypeConstraint<type>("T"), \
                                 BincountOp<GPUDevice, type>)
248
249
250
      TF_CALL_int32(REGISTER_KERNELS);
      TF_CALL_float(REGISTER_KERNELS);
251
252
      #undef REGISTER_KERNELS
253
254
      #endif // GOOGLE_CUDA || TENSORFLOW_USE_ROCM
255
256
      template <typename Device, typename Tidx, typename T>
      class DenseBincountOp : public OpKernel {
257
258
       public:
        explicit DenseBincountOp(OpKernelConstruction* ctx) : OpKernel(ctx) {
259
          OP REQUIRES OK(ctx, ctx->GetAttr("binary output", &binary output"));
260
          if (std::is_same<Device, GPUDevice>::value) {
261
262
            OP REQUIRES(
                ctx, !OpDeterminismRequired(),
263
                errors::Unimplemented(
264
265
                    "Determinism is not yet supported in GPU implementation of "
266
                    "DenseBincount."));
267
          }
        }
268
269
270
        void Compute(OpKernelContext* ctx) override {
271
          const Tensor& data = ctx->input(0);
272
          OP_REQUIRES(ctx, data.dims() <= 2,
273
                       errors::InvalidArgument(
274
                           "Shape must be at most rank 2 but is rank ", data.dims()));
```

```
275
276
          const Tensor& size t = ctx->input(1);
277
          const Tensor& weights = ctx->input(2);
278
279
          Tidx size = size t.scalar<Tidx>()();
280
          OP REQUIRES(
281
              ctx, size >= 0,
              errors::InvalidArgument("size (", size, ") must be non-negative"));
282
283
          Tensor* out t;
284
285
          functor::SetZeroFunctor<Device, T> fill;
          if (data.dims() == 1) {
286
            OP REQUIRES OK(ctx, ctx->allocate output(0, TensorShape({size}), &out t));
287
288
            auto out = out_t->flat<T>();
289
            fill(ctx->eigen device<Device>(), out);
290
            if (binary output ) {
              OP_REQUIRES_OK(
291
                  ctx, functor::BincountFunctor<Device, Tidx, T, true>::Compute(
292
                            ctx, data.flat<Tidx>(), weights.flat<T>(), out, size));
293
            } else {
294
              OP_REQUIRES_OK(
295
296
                  ctx, functor::BincountFunctor<Device, Tidx, T, false>::Compute(
297
                            ctx, data.flat<Tidx>(), weights.flat<T>(), out, size));
298
            }
299
          } else if (data.dims() == 2) {
            const int64_t num_rows = data.dim_size(0);
300
301
            auto weight_matrix =
                (weights.NumElements() == 0)
302
                    ? weights.shaped<T, 2>(gtl::InlinedVector<int64_t, 2>(2, 0))
303
304
                    : weights.matrix<T>();
            OP REQUIRES OK(
305
                ctx, ctx->allocate_output(0, TensorShape({num_rows, size}), &out_t));
306
            auto out = out_t->matrix<T>();
307
308
            fill(ctx->eigen_device<Device>(), out_t->flat<T>());
309
            if (binary output ) {
              OP_REQUIRES_OK(
310
311
                  ctx, functor::BincountReduceFunctor<Device, Tidx, T, true>::Compute(
312
                            ctx, data.matrix<Tidx>(), weight_matrix, out, size));
313
            } else {
              OP_REQUIRES_OK(
314
315
                  ctx,
316
                  functor::BincountReduceFunctor<Device, Tidx, T, false>::Compute(
                       ctx, data.matrix<Tidx>(), weight_matrix, out, size));
317
318
319
          }
        }
320
321
322
       private:
323
        bool binary_output_;
```

```
};
324
325
326
      #define REGISTER KERNELS(Tidx, T)
327
        REGISTER KERNEL BUILDER(Name("DenseBincount")
328
                                     .Device(DEVICE CPU)
329
                                     .TypeConstraint<T>("T")
330
                                     .TypeConstraint<Tidx>("Tidx"), \
331
                                DenseBincountOp<CPUDevice, Tidx, T>);
332
      #define REGISTER CPU KERNELS(T) \
333
        REGISTER_KERNELS(int32, T);
334
        REGISTER_KERNELS(int64_t, T);
335
      TF CALL NUMBER TYPES(REGISTER CPU KERNELS);
336
337
      #undef REGISTER_CPU_KERNELS
338
      #undef REGISTER KERNELS
339
340
      #if GOOGLE_CUDA || TENSORFLOW_USE_ROCM
341
      #define REGISTER KERNELS(Tidx, T)
342
        REGISTER_KERNEL_BUILDER(Name("DenseBincount")
343
344
                                     .Device(DEVICE_GPU)
345
                                     .HostMemory("size")
                                     .TypeConstraint<T>("T")
346
                                     .TypeConstraint<Tidx>("Tidx"), \
347
348
                                DenseBincountOp<GPUDevice, Tidx, T>);
      #define REGISTER_GPU_KERNELS(T) \
349
        REGISTER_KERNELS(int32, T); \
350
351
        REGISTER_KERNELS(int64_t, T);
352
353
      TF_CALL_int32(REGISTER_GPU_KERNELS);
      TF CALL float(REGISTER GPU KERNELS);
354
      #undef REGISTER_GPU_KERNELS
355
356
      #undef REGISTER_KERNELS
357
      #endif // GOOGLE CUDA || TENSORFLOW USE ROCM
358
359
360
      template <typename Device, typename Tidx, typename T>
      class SparseBincountOp : public OpKernel {
361
362
       public:
363
        explicit SparseBincountOp(OpKernelConstruction* ctx) : OpKernel(ctx) {
364
          OP_REQUIRES_OK(ctx, ctx->GetAttr("binary_output", &binary_output_));
365
        }
366
367
        void Compute(OpKernelContext* ctx) override {
368
          const Tensor& indices = ctx->input(0);
          const auto values = ctx->input(1).flat<Tidx>();
369
370
          const Tensor& dense_shape = ctx->input(2);
371
          const Tensor& size_t = ctx->input(3);
372
          const auto weights = ctx->input(4).flat<T>();
```

```
373
          const int64 t weights size = weights.size();
374
375
          Tidx size = size t.scalar<Tidx>()();
376
          OP REQUIRES(
377
              ctx, size >= 0,
378
              errors::InvalidArgument("size (", size, ") must be non-negative"));
379
          bool is_1d = dense_shape.NumElements() == 1;
380
381
          Tensor* out t;
382
383
          functor::SetZeroFunctor<Device, T> fill;
          if (is 1d) {
384
            OP REQUIRES OK(ctx, ctx->allocate output(0, TensorShape({size}), &out t));
385
            auto out = out_t->flat<T>();
386
387
            fill(ctx->eigen device<Device>(), out);
388
            if (binary output ) {
              OP_REQUIRES_OK(ctx,
389
390
                              functor::BincountFunctor<Device, Tidx, T, true>::Compute(
391
                                  ctx, values, weights, out, size));
392
            } else {
393
              OP_REQUIRES_OK(
394
                  ctx, functor::BincountFunctor<Device, Tidx, T, false>::Compute(
395
                            ctx, values, weights, out, size));
            }
396
          } else {
397
            const auto shape = dense_shape.flat<int64_t>();
398
399
            const int64_t num_rows = shape(0);
            OP_REQUIRES_OK(
400
401
                ctx, ctx->allocate_output(0, TensorShape({num_rows, size}), &out_t));
402
            const auto out = out_t->matrix<T>();
            fill(ctx->eigen_device<Device>(), out_t->flat<T>());
403
            const auto indices_mat = indices.matrix<int64_t>();
404
            for (int64_t i = 0; i < indices_mat.dimension(0); ++i) {</pre>
405
              const int64_t batch = indices_mat(i, 0);
406
407
              const Tidx bin = values(i);
              OP_REQUIRES(
408
409
                  ctx, batch < out.dimension(0),</pre>
                   errors::InvalidArgument("Index out of bound. `batch` (", batch,
410
                                            ") must be less than the dimension size (",
411
412
                                           out.dimension(0), ")."));
413
              OP_REQUIRES(
414
                  ctx, bin < out.dimension(1),
                  errors::InvalidArgument("Index out ouf bound. `bin` (", bin,
415
                                            ") must be less then the dimension size (",
416
                                           out.dimension(1), ")."));
417
              if (bin < size) {</pre>
418
                if (binary_output_) {
419
                  out(batch, bin) = T(1);
420
421
                } else {
```

```
422
                  if (weights_size) {
423
                     out(batch, bin) += weights(i);
424
                   } else {
425
                     out(batch, bin) += T(1);
                  }
426
427
                }
              }
428
429
            }
          }
430
431
        }
432
       private:
433
434
        bool binary output;
435
      };
436
437
      #define REGISTER KERNELS(Tidx, T)
        REGISTER_KERNEL_BUILDER(Name("SparseBincount")
438
                                     .Device(DEVICE_CPU)
439
                                     .TypeConstraint<T>("T")
440
441
                                     .TypeConstraint<Tidx>("Tidx"), \
                                 SparseBincountOp<CPUDevice, Tidx, T>);
442
443
      #define REGISTER CPU KERNELS(T) \
444
        REGISTER_KERNELS(int32, T);
        REGISTER_KERNELS(int64_t, T);
445
446
      TF_CALL_NUMBER_TYPES(REGISTER_CPU_KERNELS);
447
      #undef REGISTER_CPU_KERNELS
448
449
      #undef REGISTER_KERNELS
450
451
      template <typename Device, typename Tidx, typename T>
      class RaggedBincountOp : public OpKernel {
452
453
       public:
454
        explicit RaggedBincountOp(OpKernelConstruction* ctx) : OpKernel(ctx) {
          OP_REQUIRES_OK(ctx, ctx->GetAttr("binary_output", &binary_output_));
455
456
        }
457
458
        void Compute(OpKernelContext* ctx) override {
459
          const auto splits = ctx->input(0).flat<int64 t>();
          const auto values = ctx->input(1).flat<Tidx>();
460
461
          const Tensor& size_t = ctx->input(2);
462
          const auto weights = ctx->input(3).flat<T>();
463
          const int64_t weights_size = weights.size();
464
          Tidx size = size_t.scalar<Tidx>()();
465
          OP_REQUIRES(
466
467
              ctx, size >= 0,
              errors::InvalidArgument("size (", size, ") must be non-negative"));
468
469
470
          int num_rows = splits.size() - 1;
```

```
471
          int num values = values.size();
472
          int batch idx = 0;
473
474
          OP_REQUIRES(ctx, splits(0) == 0,
475
                       errors::InvalidArgument("Splits must start with 0, not with ",
476
                                                splits(0)));
477
478
          OP_REQUIRES(ctx, splits(num_rows) == num_values,
479
                       errors::InvalidArgument(
                           "Splits must end with the number of values, got ",
480
                           splits(num_rows), " instead of ", num_values));
481
482
          Tensor* out t;
483
          OP_REQUIRES_OK(
484
               ctx, ctx->allocate_output(0, TensorShape({num_rows, size}), &out_t));
485
          functor::SetZeroFunctor<Device, T> fill;
486
          fill(ctx->eigen_device<Device>(), out_t->flat<T>());
487
          const auto out = out_t->matrix<T>();
488
489
          for (int idx = 0; idx < num values; ++idx) {</pre>
490
             while (idx >= splits(batch_idx)) {
491
492
               batch idx++;
             }
493
             Tidx bin = values(idx);
494
495
             OP_REQUIRES(ctx, bin >= 0,
                         errors::InvalidArgument("Input must be non-negative"));
496
             if (bin < size) {</pre>
497
              if (binary_output_) {
498
                 out(batch_idx - 1, bin) = T(1);
499
              } else {
500
                 T value = (weights_size > 0) ? weights(idx) : T(1);
501
                 out(batch_idx - 1, bin) += value;
502
              }
503
504
             }
505
          }
506
        }
507
508
       private:
509
        bool binary_output_;
510
      };
511
512
      #define REGISTER_KERNELS(Tidx, T)
        REGISTER_KERNEL_BUILDER(Name("RaggedBincount")
513
514
                                      .Device(DEVICE_CPU)
515
                                      .TypeConstraint<T>("T")
516
                                      .TypeConstraint<Tidx>("Tidx"), \
517
                                 RaggedBincountOp<CPUDevice, Tidx, T>);
      #define REGISTER_CPU_KERNELS(T) \
518
519
        REGISTER_KERNELS(int32, T);
```

```
REGISTER_KERNELS(int64_t, T);

TF_CALL_NUMBER_TYPES(REGISTER_CPU_KERNELS);

#undef REGISTER_CPU_KERNELS

#undef REGISTER_KERNELS

// end namespace tensorflow
```