about

summary refs log tree commit diff stats

~ log msg

search

author 
 Sean Christopherson <seanjc@google.com>
 2021-10-12 17:35:53 -0700

 Paolo Bonzini ponzini@redhat.com>
 2021-10-18 14:07:18 -0400

 £7d8a19£9a056a05c5c509£a65a£472a322abfee
 (patch)
 committer commit 04669cbb89b4a4fc577971c33d0f54c5c6e83d1 baale5ca172ce7bf9554070139482dd7ea919528 (diff) linux-f7d8a19f9a056a05c5c509fa65af472a322abfee.tar.gz parent download

## diff options context: 3 include V mode: unified

## Revert "KVM: x86: Open code necessary bits of kvm\_lapic\_set\_base() at vCPU RESET"

Revert a change to open code bits of kvm lapic set base() when emulating APIC RESET to fix an apic hw\_disabled underflow bug due to arch.apic\_base and apic\_hw\_disabled being unsyncrhonized when the APIC is created. If kvm arch\_vcpu\_create() fails after creating the APIC, kvm free lapic() will see the initialized-to-zero vcpu->arch.apic\_base and decrement apic\_hw\_disabled without KVM ever having incremented apic\_hw\_disabled.

Using kvm\_lapic\_set\_base() in kvm\_lapic\_reset() is also desirable for a potential future where KVM supports RESET outside of vCPU creation, in which case all the side effects of kvm\_lapic\_set\_base() are needed, e.g. to handle the transition from x2APIC -> xAPIC.

Alternatively, KVM could temporarily increment apic hw\_disabled (and call kvm\_lapic\_set\_base() at RESET), but that's a waste of cycles and would impact the performance of other vcPUs and VMs. The other subtle side effect is that updating the xAPIC ID needs to be done at RESET regardless of whether the APIC was previously enabled, i.e. kvm\_lapic\_reset() needs an explicit call to kvm\_apic\_set\_xapic\_id() regardless of whether or not kvm\_lapic\_set\_base() also performs the update. That makes stuffing the enable bit at vCPU creation slightly more palatable, as doing so affects only the apic hw disabled key. only the apic\_hw\_disabled key.

Opportunistically tweak the comment to explicitly call out the connection between vcpu->arch.apic\_base and apic\_hw\_disabled, and add a comment to call out the need to always do kvm\_apic\_set\_xapic\_id() at RESET.

```
return 0;
   return v;
fail_free_lapic:
kvm_free_lapic() {
   /* vcpu->arch.apic_base is not yet initialized when something_went_wrong is true. */
   if (!(vcpu->arch.apic_base & MSR_IA32_APICBASE_ENABLE))
        static_branch_slow_dec_deferred(&apic_hw_disabled); // <= underflow bug.</pre>
```

This (mostly) reverts commit 421221234ada41b4a9f0beeb08e30b07388bd4bd.

Fixes: 421221234ada ("KVM: x86: Open code necessary bits of kvm\_lapic\_set\_base() at vCPU RESET")
Reported-by: syzbot+9fc046ab2b0cf295a063@syzkaller.appspotmail.com
Debugged-by: Tetsuo Handa <penguin-kernel@i-love.sakura.ne.jp>
Signed-off-by: Sean Christopherson <seanjc@google.com>
Message-Id: <20211013003554.47705-2-seanjc@google.com> Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>

## Diffstat

-rw-r--r-- arch/x86/kvm/lapic.c 18

1 files changed, 11 insertions, 7 deletions

```
diff --git a/arch/x86/kvm/lapic.c b/arch/x86/kvm/lapic.c
dirr --git a/arcn/x86/kVm/lapic.c b/arcn/x86/kVm/lapic.c
index 76fb009212037. 7af25304bda9a 100644
--- a/arch/x86/kVm/lapic.c
el -2321,13 +2321,14 ele EXPORT_SYMBOL_GPL(kvm_apic_update_apicv);
void kvm_lapic_reset(struct kvm_vcpu *vcpu, bool init_event)
             struct kvm lapic *apic = vcpu->arch.apic;
             if (!init event) {
                          vcpu->arch.apic_base = APIC_DEFAULT_PHYS_BASE |
MSR_IA32_APICBASE_ENABLE;
msr_val = APIC_DEFAULT_PHYS_BASE | MSR_IA32_APICBASE_ENABLE;
                          if (kvm vopu_is_reset_bsp(vcpu))

vcpu->arch.apic_base |= MSR_IA32_APICBASE_BSP;

msr_val| = MSR_IA32_APICBASE_BSP;

kvm_lapic_set_base(vcpu, msr_val);
@@ -2336,11 +2337,9 @@ void kvm_lapic_reset(struct kvm_vcpu *vcpu, bool init_event)
    /* Stop the timer in case it's a reset to an active apic */
    hrtimer_cancel(&apic->lapic_timer.timer);
             if (!init event)
                           apic->base_address = APIC_DEFAULT_PHYS_BASE;
                 The xAPIC ID is set at RESET even if the APIC was already enabled. ^{\star}/
             kvm apic set version(apic->vcpu);
for (i = 0; i < KVM_APIC_LVT_NUM; i++)  
00 -2481,6 +2480,11 00 int kvm_create_lapic(struct kvm_vcpu *vcpu, int timer_advance_ns)
```

```
lapic_timer_advance_dynamic = false;
}

+ /*

+ *Stuff the APIC ENABLE bit in lieu of temporarily incrementing
+ *apic_hw_disabled; the full RESET value is set by kvm_lapic_reset().
+ */
+ vcpu->arch.apic_base = MSR_IA32_APICBASE_ENABLE;
static_branch_inc(&apic_sw_disabled.key); /* sw disabled at reset */
kvm_iodevice_init(&apic->dev, &apic_mmio_ops);
```

generated by cgit (git 2.34.1) at 2022-12-16 23:43:48 +0000