```
☐ tensorflow / tensorflow (Public)
<> Code
           Issues 2.1k  Pull requests 283
                                                  Actions Projects 1
  ጕ 5100e359ae ▼
tensorflow / tensorflow / lite / kernels / depthwise_conv.cc
      mihaimaruseac Fix a null pointer exception caused by branching on uninitialize... ... ×
                                                                                  ( History
                  ৪২ 18 contributors
 648 lines (584 sloc) 27.7 KB
        /* Copyright 2017 The TensorFlow Authors. All Rights Reserved.
    2
       Licensed under the Apache License, Version 2.0 (the "License");
    3
       you may not use this file except in compliance with the License.
       You may obtain a copy of the License at
    5
    6
    7
           http://www.apache.org/licenses/LICENSE-2.0
    8
    9
       Unless required by applicable law or agreed to in writing, software
       distributed under the License is distributed on an "AS IS" BASIS,
   10
       WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
   11
       See the License for the specific language governing permissions and
   12
        limitations under the License.
   14
        15
       #include "tensorflow/lite/kernels/internal/optimized/integer_ops/depthwise_conv.h"
   16
   17
   18
       #include <stddef.h>
       #include <stdint.h>
   19
   20
       #include <vector>
   21
```

22 23

2425

27

28

#include "tensorflow/lite/c/builtin_op_data.h"

#include "tensorflow/lite/kernels/cpu_backend_context.h"
#include "tensorflow/lite/kernels/internal/compatibility.h"

#include "tensorflow/lite/kernels/internal/optimized/cpu_check.h"

#include "tensorflow/lite/kernels/internal/optimized/depthwiseconv_multithread.h"

#include "tensorflow/lite/kernels/internal/optimized/integer_ops/depthwise_conv_hybrid.h"

#include "tensorflow/lite/c/common.h"

```
30
     #include "tensorflow/lite/kernels/internal/optimized/neon check.h"
31
     #include "tensorflow/lite/kernels/internal/quantization util.h"
     #include "tensorflow/lite/kernels/internal/reference/depthwiseconv_float.h"
32
33
     #include "tensorflow/lite/kernels/internal/reference/depthwiseconv_uint8.h"
     #include "tensorflow/lite/kernels/internal/reference/integer ops/depthwise conv.h"
34
35
     #include "tensorflow/lite/kernels/internal/tensor.h"
36
     #include "tensorflow/lite/kernels/internal/tensor_ctypes.h"
     #include "tensorflow/lite/kernels/internal/tensor utils.h"
37
38
     #include "tensorflow/lite/kernels/internal/types.h"
     #include "tensorflow/lite/kernels/kernel_util.h"
39
     #include "tensorflow/lite/kernels/padding.h"
40
41
42
     namespace tflite {
43
     namespace ops {
44
     namespace builtin {
     namespace depthwise conv {
45
46
47
     constexpr int kInputTensor = 0;
48
     constexpr int kFilterTensor = 1;
     constexpr int kBiasTensor = 2;
49
50
     constexpr int kOutputTensor = 0;
51
     // This file has three implementation of DepthwiseConv.
52
53
     enum KernelType {
54
       kReference,
       kGenericOptimized, // Neon-free
55
       kNeonOptimized,
56
57
     };
58
59
     const int kTensorNotAllocated = -1;
60
61
     struct OpData {
      TfLitePaddingValues padding;
62
       // The scaling factor from input to output (aka the 'real multiplier') can
63
       // be represented as a fixed point multiplier plus a left shift.
64
       int32_t output_multiplier;
65
       int output_shift;
66
67
       // The range of the fused activation layer. For example for kNone and
       // uint8_t these would be 0 and 255.
68
69
       int32_t output_activation_min;
70
       int32_t output_activation_max;
71
72
       // Per channel output multiplier and shift.
73
       std::vector<int32_t> per_channel_output_multiplier;
74
       std::vector<int> per_channel_output_shift;
75
76
       // Hybrid per channel temporary tensors.
77
       int input_quantized_id = kTensorNotAllocated;
78
       int scaling_factors_id = kTensorNotAllocated;
```

```
79
        int input offset id = kTensorNotAllocated;
80
        int32_t input_quantized_index;
        int32_t scaling_factors_index;
81
        int32_t input_offset_index;
82
      };
83
84
      void* Init(TfLiteContext* context, const char* buffer, size_t length) {
85
        // This is a builtin op, so we don't use the contents in 'buffer', if any.
86
        // Instead, we allocate a new object to carry information from Prepare() to
87
        // Eval().
88
        return new OpData;
89
90
      }
91
92
      void Free(TfLiteContext* context, void* buffer) {
        delete reinterpret_cast<OpData*>(buffer);
93
94
      }
95
96
      TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
97
        auto* params =
            reinterpret cast<TfLiteDepthwiseConvParams*>(node->builtin data);
98
99
        OpData* data = reinterpret_cast<OpData*>(node->user_data);
100
101
        bool has bias = NumInputs(node) == 3;
102
103
        TF_LITE_ENSURE(context, has_bias || NumInputs(node) == 2);
        const TfLiteTensor* input;
104
        TF_LITE_ENSURE_OK(context, GetInputSafe(context, node, kInputTensor, &input));
105
        const TfLiteTensor* filter;
106
        TF_LITE_ENSURE_OK(context,
107
108
                          GetInputSafe(context, node, kFilterTensor, &filter));
109
        const TfLiteTensor* bias = nullptr;
110
        TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
111
112
        TfLiteTensor* output;
113
        TF LITE ENSURE OK(context,
                          GetOutputSafe(context, node, kOutputTensor, &output));
114
115
116
        TF LITE ENSURE EQ(context, NumDimensions(input), 4);
        TF_LITE_ENSURE_EQ(context, NumDimensions(filter), 4);
117
118
119
        const TfLiteType data_type = input->type;
120
        const TfLiteType filter_type = filter->type;
121
122
        const bool is_hybrid =
123
            data_type == kTfLiteFloat32 && filter_type == kTfLiteInt8;
        TF_LITE_ENSURE(context,
124
                       data_type == kTfLiteFloat32 || data_type == kTfLiteUInt8 ||
125
                           data_type == kTfLiteInt8 || data_type == kTfLiteInt16);
126
127
        TF_LITE_ENSURE_TYPES_EQ(context, output->type, data_type);
```

```
128
        if (!is hybrid) {
129
          TF LITE ENSURE(context,
130
                         filter->type == data type || data type == kTfLiteInt16);
131
        }
132
133
        if (data type == kTfLiteInt16) {
134
          TF_LITE_ENSURE_EQ(context, input->params.zero_point, 0);
          TF_LITE_ENSURE_EQ(context, output->params.zero_point, 0);
135
        }
136
137
        // Filter in DepthwiseConv is expected to be [1, H, W, 0].
138
        TF LITE ENSURE EQ(context, SizeOfDimension(filter, 0), 1);
139
140
141
        if (has_bias) {
142
          TF LITE ENSURE OK(context, GetInputSafe(context, node, kBiasTensor, &bias));
          if (data type == kTfLiteUInt8 || data type == kTfLiteInt8) {
143
            TF_LITE_ENSURE_TYPES_EQ(context, bias->type, kTfLiteInt32);
144
145
            TF_LITE_ENSURE_EQ(context, bias->params.zero_point, 0);
          } else if (data type == kTfLiteInt16) {
146
            TF LITE ENSURE TYPES EQ(context, bias->type, kTfLiteInt64);
147
148
            TF_LITE_ENSURE_EQ(context, bias->params.zero_point, 0);
149
150
            TF_LITE_ENSURE_TYPES_EQ(context, bias->type, data_type);
151
          }
          TF_LITE_ENSURE_EQ(context, NumDimensions(bias), 1);
152
          TF_LITE_ENSURE_EQ(context, SizeOfDimension(filter, 3),
153
                            SizeOfDimension(bias, 0));
154
155
        }
156
        int channels_out = SizeOfDimension(filter, 3);
157
        int width = SizeOfDimension(input, 2);
158
        int height = SizeOfDimension(input, 1);
159
        int filter_width = SizeOfDimension(filter, 2);
160
        int filter height = SizeOfDimension(filter, 1);
161
        int batches = SizeOfDimension(input, 0);
162
163
164
        // Matching GetWindowedOutputSize in TensorFlow.
165
        auto padding = params->padding;
        int out_width, out_height;
166
167
168
        data->padding = ComputePaddingHeightWidth(
169
            params->stride height, params->stride width,
170
            params->dilation_height_factor, params->dilation_width_factor, height,
171
            width, filter_height, filter_width, padding, &out_height, &out_width);
172
173
        // Note that quantized inference requires that all tensors have their
174
        // parameters set. This is usually done during quantized training or
175
        // calibration.
176
        if (data_type != kTfLiteFloat32) {
```

```
177
          TF LITE ENSURE EQ(context, filter->quantization.type,
178
                             kTfLiteAffineQuantization);
179
          TF LITE ENSURE(context, filter->quantization.type != kTfLiteNoQuantization);
          const auto* affine quantization =
180
              reinterpret cast<TfLiteAffineQuantization*>(
181
                  filter->quantization.params);
182
          TF_LITE_ENSURE(context, affine_quantization);
183
          TF_LITE_ENSURE(context, affine_quantization->scale);
184
          TF LITE ENSURE(context, (affine quantization->scale->size == 1 ||
185
                                    affine_quantization->scale->size == channels_out));
186
187
          data->per channel output multiplier.resize(channels out);
188
          data->per channel output shift.resize(channels out);
189
          TF_LITE_ENSURE_STATUS(tflite::PopulateConvolutionQuantizationParams(
190
191
              context, input, filter, bias, output, params->activation,
192
              &data->output multiplier, &data->output shift,
              &data->output_activation_min, &data->output_activation_max,
193
194
              data->per channel output multiplier.data(),
              data->per channel output shift.data(), channels out));
195
        }
196
197
198
        if (is hybrid) {
          TF LITE ENSURE(context, filter->quantization.type != kTfLiteNoQuantization);
199
          const auto* affine quantization =
200
              reinterpret_cast<TfLiteAffineQuantization*>(
201
                  filter->quantization.params);
202
          TF_LITE_ENSURE(context, affine_quantization);
203
          TF LITE ENSURE(context, affine quantization->scale);
204
          TF_LITE_ENSURE_EQ(
205
206
              context, affine_quantization->scale->size,
              filter->dims->data[affine quantization->quantized dimension]);
207
208
          int temporaries_count = 0;
209
210
          data->input quantized index = temporaries count;
211
          if (data->input quantized id == kTensorNotAllocated) {
            TF_LITE_ENSURE_OK(
212
                context, context->AddTensors(context, 1, &data->input_quantized_id));
213
214
          }
          ++temporaries_count;
215
          data->scaling_factors_index = temporaries_count;
216
217
          if (data->scaling factors id == kTensorNotAllocated) {
218
            TF LITE ENSURE OK(
                context, context->AddTensors(context, 1, &data->scaling_factors_id));
219
220
          }
221
          ++temporaries count;
222
          data->input offset index = temporaries count;
          if (data->input_offset_id == kTensorNotAllocated) {
223
            TF_LITE_ENSURE_OK(
224
225
                context, context->AddTensors(context, 1, &data->input_offset_id));
```

```
226
227
          ++temporaries count;
228
229
          TfLiteIntArrayFree(node->temporaries);
230
          node->temporaries = TfLiteIntArrayCreate(temporaries count);
231
232
          node->temporaries->data[data->input_quantized_index] =
233
              data->input quantized id;
234
          TfLiteTensor* input quantized;
235
          TF LITE ENSURE OK(
236
              context, GetTemporarySafe(context, node, data->input_quantized_index,
                                         &input quantized));
237
238
          input quantized->type = kTfLiteInt8;
239
          input_quantized->allocation_type = kTfLiteArenaRw;
240
          if (!TfLiteIntArrayEqual(input quantized->dims, input->dims)) {
            TfLiteIntArray* input quantized size = TfLiteIntArrayCopy(input->dims);
241
            TF_LITE_ENSURE_OK(context, context->ResizeTensor(context, input_quantized,
242
                                                              input quantized size));
243
          }
244
          node->temporaries->data[data->scaling factors index] =
245
246
              data->scaling_factors_id;
          TfLiteTensor* scaling factors;
247
          TF LITE ENSURE OK(
248
              context, GetTemporarySafe(context, node, data->scaling_factors_index,
249
250
                                         &scaling_factors));
          scaling_factors->type = kTfLiteFloat32;
251
252
          scaling_factors->allocation_type = kTfLiteArenaRw;
253
          const int batch_size = SizeOfDimension(input, 0);
254
          int scaling_dims[1] = {batch_size};
          if (!TfLiteIntArrayEqualsArray(scaling_factors->dims, 1, scaling_dims)) {
255
            TfLiteIntArray* scaling factors size = TfLiteIntArrayCreate(1);
256
            scaling_factors_size->data[0] = batch_size;
257
258
            TF_LITE_ENSURE_OK(context, context->ResizeTensor(context, scaling_factors,
259
                                                              scaling_factors_size));
260
          node->temporaries->data[data->input_offset_index] = data->input_offset_id;
261
262
          TfLiteTensor* input_offsets;
          TF LITE ENSURE OK(context,
263
                             GetTemporarySafe(context, node, data->input_offset_index,
264
265
                                              &input_offsets));
266
          input offsets->type = kTfLiteInt32;
267
          input offsets->allocation type = kTfLiteArenaRw;
268
          if (!TfLiteIntArrayEqualsArray(input_offsets->dims, 1, scaling_dims)) {
269
            TfLiteIntArray* input offsets size = TfLiteIntArrayCreate(1);
            input_offsets_size->data[0] = batch_size;
270
271
            TF_LITE_ENSURE_OK(context, context->ResizeTensor(context, input_offsets,
272
                                                              input_offsets_size));
273
          }
274
```

```
275
        TfLiteIntArray* outputSize = TfLiteIntArrayCreate(4);
276
277
        outputSize->data[0] = batches;
278
        outputSize->data[1] = out height;
279
        outputSize->data[2] = out width;
280
        outputSize->data[3] = channels out;
        return context->ResizeTensor(context, output, outputSize);
281
282
      }
283
284
      TfLiteStatus ComputeDepthMultiplier(TfLiteContext* context,
285
                                           const TfLiteTensor* input,
286
                                           const TfLiteTensor* filter,
                                           int16* depth_multiplier) {
287
        int num_filter_channels = SizeOfDimension(filter, 3);
288
289
        int num input channels = SizeOfDimension(input, 3);
        TF LITE ENSURE(context, num input channels != 0);
290
        TF_LITE_ENSURE_EQ(context, num_filter_channels % num_input_channels, 0);
291
        *depth multiplier = num filter channels / num input channels;
292
293
        return kTfLiteOk;
294
      }
295
296
      template <KernelType kernel type>
297
      TfLiteStatus EvalFloat(TfLiteContext* context, TfLiteNode* node,
298
                             TfLiteDepthwiseConvParams* params, OpData* data,
299
                             const TfLiteTensor* input, const TfLiteTensor* filter,
                             const TfLiteTensor* bias, TfLiteTensor* output) {
300
301
        float output_activation_min, output_activation_max;
302
        CalculateActivationRange(params->activation, &output_activation_min,
303
                                 &output_activation_max);
304
305
        DepthwiseParams op params;
        op_params.padding_type = PaddingType::kSame;
306
307
        op_params.padding_values.width = data->padding.width;
        op_params.padding_values.height = data->padding.height;
308
309
        op params.stride width = params->stride width;
310
        op_params.stride_height = params->stride_height;
311
        op_params.dilation_width_factor = params->dilation_width_factor;
312
        op_params.dilation_height_factor = params->dilation_height_factor;
313
        op_params.float_activation_min = output_activation_min;
314
        op_params.float_activation_max = output_activation_max;
        TF LITE ENSURE STATUS(ComputeDepthMultiplier(context, input, filter,
315
316
                                                      &op params.depth multiplier));
317
        if (kernel_type == kReference) {
318
          reference ops::DepthwiseConv(
319
              op_params, GetTensorShape(input), GetTensorData<float>(input),
320
              GetTensorShape(filter), GetTensorData<float>(filter),
321
              GetTensorShape(bias), GetTensorData<float>(bias),
322
              GetTensorShape(output), GetTensorData<float>(output));
323
        } else {
```

```
324
          optimized ops::DepthwiseConv<float, float>(
325
              op params, GetTensorShape(input), GetTensorData<float>(input),
326
              GetTensorShape(filter), GetTensorData<float>(filter),
327
              GetTensorShape(bias), GetTensorData<float>(bias),
              GetTensorShape(output), GetTensorData<float>(output),
328
329
              CpuBackendContext::GetFromContext(context));
        }
330
        return kTfLiteOk;
331
      }
332
333
334
      template <KernelType kernel_type>
      TfLiteStatus EvalQuantized(TfLiteContext* context, TfLiteNode* node,
335
                                 TfLiteDepthwiseConvParams* params, OpData* data,
336
337
                                  const TfLiteTensor* input,
338
                                  const TfLiteTensor* filter, const TfLiteTensor* bias,
                                  TfLiteTensor* output) {
339
340
        auto input_offset = -input->params.zero_point;
        auto filter offset = -filter->params.zero point;
341
342
        auto output offset = output->params.zero point;
343
344
        DepthwiseParams op_params;
345
        op params.padding type = PaddingType::kSame;
        op params.padding values.width = data->padding.width;
346
        op_params.padding_values.height = data->padding.height;
347
        op_params.stride_width = params->stride_width;
348
        op_params.stride_height = params->stride_height;
349
        op_params.dilation_width_factor = params->dilation_width_factor;
350
        op_params.dilation_height_factor = params->dilation_height_factor;
351
352
        op_params.input_offset = input_offset;
        op_params.weights_offset = filter_offset;
353
        op params.output offset = output offset;
354
        op_params.output_multiplier = data->output_multiplier;
355
356
        op_params.output_shift = -data->output_shift;
        op params.quantized activation min = data->output activation min;
357
358
        op params.quantized activation max = data->output activation max;
        TF_LITE_ENSURE_STATUS(ComputeDepthMultiplier(context, input, filter,
359
360
                                                      &op_params.depth_multiplier));
361
        if (kernel type == kReference) {
          reference_ops::DepthwiseConv(
362
363
              op_params, GetTensorShape(input), GetTensorData<uint8_t>(input),
364
              GetTensorShape(filter), GetTensorData<uint8 t>(filter),
              GetTensorShape(bias), GetTensorData<int32_t>(bias),
365
              GetTensorShape(output), GetTensorData<uint8_t>(output));
366
367
        } else {
368
          optimized_ops::DepthwiseConv<uint8, int32>(
              op params, GetTensorShape(input), GetTensorData<uint8 t>(input),
369
370
              GetTensorShape(filter), GetTensorData<uint8_t>(filter),
371
              GetTensorShape(bias), GetTensorData<int32_t>(bias),
              GetTensorShape(output), GetTensorData<uint8_t>(output),
372
```

```
373
              CpuBackendContext::GetFromContext(context));
374
        }
375
        return kTfLiteOk;
376
      }
377
378
      template <KernelType kernel type>
      TfLiteStatus EvalQuantizedPerChannel(TfLiteContext* context, TfLiteNode* node,
379
380
                                            TfLiteDepthwiseConvParams* params,
                                            OpData* data, const TfLiteTensor* input,
381
382
                                            const TfLiteTensor* filter,
383
                                            const TfLiteTensor* bias,
                                            TfLiteTensor* output) {
384
385
        DepthwiseParams op params;
386
        op_params.padding_type = PaddingType::kSame;
387
        op params.padding values.width = data->padding.width;
        op params.padding values.height = data->padding.height;
388
389
        op_params.stride_width = params->stride_width;
        op_params.stride_height = params->stride_height;
390
        op params.dilation width factor = params->dilation width factor;
391
        op params.dilation height factor = params->dilation height factor;
392
393
        op_params.input_offset = -input->params.zero_point;
394
        op params.weights offset = 0;
        op params.output offset = output->params.zero point;
395
        op_params.quantized_activation_min = data->output_activation_min;
396
397
        op_params.quantized_activation_max = data->output_activation_max;
        TF_LITE_ENSURE_STATUS(ComputeDepthMultiplier(context, input, filter,
398
                                                      &op_params.depth_multiplier));
399
400
        if (kernel_type == kReference) {
401
402
          reference_integer_ops::DepthwiseConvPerChannel(
              op params, data->per channel output multiplier.data(),
403
              data->per_channel_output_shift.data(), GetTensorShape(input),
404
              GetTensorData<int8>(input), GetTensorShape(filter),
405
              GetTensorData<int8>(filter), GetTensorShape(bias),
406
407
              GetTensorData<int32>(bias), GetTensorShape(output),
              GetTensorData<int8>(output));
408
409
        } else {
410
          optimized integer ops::DepthwiseConvPerChannel(
              op_params, data->per_channel_output_multiplier.data(),
411
412
              data->per_channel_output_shift.data(), GetTensorShape(input),
413
              GetTensorData<int8>(input), GetTensorShape(filter),
414
              GetTensorData<int8>(filter), GetTensorShape(bias),
              GetTensorData<int32>(bias), GetTensorShape(output),
415
              GetTensorData<int8>(output),
416
417
              CpuBackendContext::GetFromContext(context));
418
        }
        return kTfLiteOk;
419
420
421
```

```
422
      TfLiteStatus EvalQuantizedPerChannel16x8(
423
          const TfLiteDepthwiseConvParams* params, const OpData* data,
424
          const TfLiteTensor* input, const TfLiteTensor* filter,
425
          const TfLiteTensor* bias, TfLiteTensor* output) {
        DepthwiseParams op params;
426
427
        op_params.padding_type = PaddingType::kSame;
        op_params.padding_values.width = data->padding.width;
428
429
        op params.padding values.height = data->padding.height;
        op params.stride width = params->stride width;
430
        op_params.stride_height = params->stride_height;
431
432
        op_params.dilation_width_factor = params->dilation_width_factor;
        op params.dilation height factor = params->dilation height factor;
433
        op params.depth multiplier = params->depth multiplier;
434
435
        op_params.weights_offset = 0;
436
        op params.quantized activation min = data->output activation min;
        op params.quantized activation max = data->output activation max;
437
438
439
        reference integer ops::DepthwiseConvPerChannel(
440
            op params, data->per channel output multiplier.data(),
            data->per channel output shift.data(), GetTensorShape(input),
441
442
            GetTensorData<int16>(input), GetTensorShape(filter),
443
            GetTensorData<int8>(filter), GetTensorShape(bias),
            GetTensorData<std::int64 t>(bias), GetTensorShape(output),
444
            GetTensorData<int16>(output));
445
446
447
        return kTfLiteOk;
448
449
450
      template <KernelType kernel_type>
451
      TfLiteStatus EvalHybridPerChannel(TfLiteContext* context, TfLiteNode* node,
452
                                         TfLiteDepthwiseConvParams* params,
                                         OpData* data, const TfLiteTensor* input,
453
                                         const TfLiteTensor* filter,
454
455
                                         const TfLiteTensor* bias,
456
                                         TfLiteTensor* output) {
457
        float output_activation_min, output_activation_max;
458
        CalculateActivationRange(params->activation, &output_activation_min,
459
                                  &output activation max);
460
        const int batch_size = SizeOfDimension(input, 0);
        TF LITE_ENSURE(context, batch_size != 0);
461
462
        const int input size = NumElements(input) / batch size;
463
        TfLiteTensor* input_quantized;
        TF_LITE_ENSURE_OK(context,
464
                           GetTemporarySafe(context, node, data->input_quantized_index,
465
466
                                            &input_quantized));
        int8 t* quantized_input_ptr_batch = input_quantized->data.int8;
467
        TfLiteTensor* scaling_factors_tensor;
468
        TF_LITE_ENSURE_OK(context,
469
470
                           GetTemporarySafe(context, node, data->scaling_factors_index,
```

```
471
                                            &scaling factors tensor));
472
        float* scaling factors ptr = GetTensorData<float>(scaling factors tensor);
473
        TfLiteTensor* input offset tensor;
474
        TF LITE ENSURE OK(context,
475
                           GetTemporarySafe(context, node, data->input offset index,
476
                                            &input offset tensor));
477
        int32_t* input_offset_ptr = GetTensorData<int32_t>(input_offset_tensor);
478
479
        for (int b = 0; b < batch size; ++b) {</pre>
          const int offset = b * input size;
480
481
          tensor utils::AsymmetricQuantizeFloats(
              GetTensorData<float>(input) + offset, input size,
482
              quantized input ptr batch + offset, &scaling factors ptr[b],
483
484
              &input_offset_ptr[b]);
485
        }
486
        DepthwiseParams op_params;
487
488
        op_params.padding_type = PaddingType::kSame;
489
        op params.padding values.width = data->padding.width;
490
        op params.padding values.height = data->padding.height;
491
        op_params.stride_width = params->stride_width;
492
        op params.stride height = params->stride height;
493
        op params.dilation width factor = params->dilation width factor;
494
        op_params.dilation_height_factor = params->dilation_height_factor;
495
        op_params.depth_multiplier = params->depth_multiplier;
496
497
        op_params.weights_offset = 0;
498
        op_params.float_activation_min = output_activation_min;
        op_params.float_activation_max = output_activation_max;
499
        TF_LITE_ENSURE(context, filter->quantization.type != kTfLiteNoQuantization);
500
        const auto* affine quantization =
501
502
            reinterpret_cast<TfLiteAffineQuantization*>(filter->quantization.params);
503
        if (kernel_type == kReference) {
          reference integer ops::DepthwiseConvHybridPerChannel(
504
505
              op params, scaling factors ptr, GetTensorShape(input),
              quantized_input_ptr_batch, GetTensorShape(filter),
506
507
              GetTensorData<int8>(filter), GetTensorShape(bias),
              GetTensorData<float>(bias), GetTensorShape(output),
508
              GetTensorData<float>(output), affine_quantization->scale->data,
509
510
              input_offset_ptr);
511
        } else {
512
          optimized integer ops::DepthwiseConvHybridPerChannel(
              op_params, scaling_factors_ptr, GetTensorShape(input),
513
514
              quantized_input_ptr_batch, GetTensorShape(filter),
              GetTensorData<int8>(filter), GetTensorShape(bias),
515
              GetTensorData<float>(bias), GetTensorShape(output),
516
517
              GetTensorData<float>(output), affine_quantization->scale->data,
              input_offset_ptr, CpuBackendContext::GetFromContext(context));
518
519
        }
```

```
520
521
        return kTfLiteOk;
522
      }
523
524
      template <KernelType kernel_type, TfLiteType input_type>
525
      TfLiteStatus EvalImpl(TfLiteContext* context, TfLiteNode* node) {
        auto* params =
526
            reinterpret cast<TfLiteDepthwiseConvParams*>(node->builtin data);
527
        OpData* data = reinterpret cast<OpData*>(node->user data);
528
529
530
        TfLiteTensor* output;
        TF LITE ENSURE OK(context,
531
532
                           GetOutputSafe(context, node, kOutputTensor, &output));
533
        const TfLiteTensor* input;
534
        TF LITE ENSURE OK(context, GetInputSafe(context, node, kInputTensor, &input));
535
        const TfLiteTensor* filter;
        TF_LITE_ENSURE_OK(context,
536
537
                           GetInputSafe(context, node, kFilterTensor, &filter));
538
        const TfLiteTensor* bias =
            (NumInputs(node) == 3) ? GetInput(context, node, kBiasTensor) : nullptr;
539
540
        TFLITE_DCHECK_EQ(input_type, input->type);
541
542
        switch (input_type) { // Already know in/out types are same.
          case kTfLiteFloat32:
543
            if (filter->type == kTfLiteFloat32) {
544
              return EvalFloat<kernel_type>(context, node, params, data, input,
545
                                             filter, bias, output);
546
            } else if (filter->type == kTfLiteInt8) {
547
              return EvalHybridPerChannel<kernel_type>(context, node, params, data,
548
549
                                                         input, filter, bias, output);
550
            } else {
551
              TF_LITE_KERNEL_LOG(
                  context, "Type %s with filter type %s not currently supported.",
552
553
                  TfLiteTypeGetName(input->type), TfLiteTypeGetName(filter->type));
554
              return kTfLiteError;
            }
555
            break;
556
557
          case kTfLiteUInt8:
558
            return EvalQuantized<kernel_type>(context, node, params, data, input,
559
                                               filter, bias, output);
560
            break;
561
          case kTfLiteInt8:
            return EvalQuantizedPerChannel<kernel_type>(context, node, params, data,
562
                                                         input, filter, bias, output);
563
564
            break;
565
          case kTfLiteInt16:
            return EvalQuantizedPerChannel16x8(params, data, input, filter, bias,
566
567
                                                output);
568
            break;
```

```
569
          default:
            context->ReportError(context, "Type %d not currently supported.",
570
571
                                  input->type);
572
            return kTfLiteError;
573
        }
574
575
      template <KernelType kernel_type>
576
      TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
577
        const TfLiteTensor* input;
578
579
        TF_LITE_ENSURE_OK(context, GetInputSafe(context, node, kInputTensor, &input));
580
        switch (input->type) { // Already know in/out types are same.
581
582
          case kTfLiteFloat32:
583
            return EvalImpl<kernel type, kTfLiteFloat32>(context, node);
584
          case kTfLiteUInt8:
            return EvalImpl<kernel_type, kTfLiteUInt8>(context, node);
585
586
          case kTfLiteInt8:
587
            return EvalImpl<kernel type, kTfLiteInt8>(context, node);
          case kTfLiteInt16:
588
589
            return EvalImpl<kernel_type, kTfLiteInt16>(context, node);
590
            context->ReportError(context, "Type %d not currently supported.",
591
                                  input->type);
592
593
            return kTfLiteError;
        }
594
      }
595
596
      } // namespace depthwise_conv
597
598
599
      TfLiteRegistration* Register_DEPTHWISE_CONVOLUTION_REF() {
        static TfLiteRegistration r = {
600
601
            depthwise_conv::Init, depthwise_conv::Free, depthwise_conv::Prepare,
            depthwise_conv::Eval<depthwise_conv::kReference>};
602
603
        return &r;
      }
604
605
      TfLiteRegistration* Register_DEPTHWISE_CONVOLUTION_GENERIC OPT() {
606
        static TfLiteRegistration r = {
607
608
            depthwise_conv::Init, depthwise_conv::Free, depthwise_conv::Prepare,
609
            depthwise_conv::Eval<depthwise_conv::kGenericOptimized>};
        return &r;
610
      }
611
612
613
      TfLiteRegistration* Register_DEPTHWISE_CONVOLUTION_NEON_OPT() {
        static TfLiteRegistration r = {
614
615
            depthwise_conv::Init, depthwise_conv::Free, depthwise_conv::Prepare,
            depthwise_conv::Eval<depthwise_conv::kNeonOptimized>};
616
        return &r;
617
```

```
618
619
      TfLiteRegistration* Register_DEPTHWISE_CONVOLUTION_NEON_OPT_UINT8() {
620
621
        static TfLiteRegistration r = {
            depthwise_conv::Init, depthwise_conv::Free, depthwise_conv::Prepare,
622
            depthwise conv::EvalImpl<depthwise conv::kNeonOptimized, kTfLiteUInt8>};
623
        return &r;
624
625
      }
626
      TfLiteRegistration* Register_DEPTHWISE_CONV_2D() {
627
628
      #ifdef USE_NEON
629
       return Register DEPTHWISE CONVOLUTION NEON OPT();
630
      #else
       return Register_DEPTHWISE_CONVOLUTION_GENERIC_OPT();
631
632
      #endif
      }
633
634
      // Warning: Clients using this variant are responsible for ensuring that their
635
      // models only need the UINT8 type. TFLite's op registration mechanism doesn't
636
      // yet allow for more nuanced registration mechanisms.
637
      TfLiteRegistration* Register_DEPTHWISE_CONV_2D_UINT8() {
638
      #ifdef USE NEON
639
       return Register_DEPTHWISE_CONVOLUTION_NEON_OPT_UINT8();
640
      #else
641
642
       return Register_DEPTHWISE_CONV_2D();
643
      #endif
644
      }
645
      } // namespace builtin
646
647
      } // namespace ops
648
     } // namespace tflite
```