Project 1. MIPS Assembler

Due 23:59, March. 30th

TA: cs311_ta@casys.kaist.ac.kr

1. Introduction

The objective of the first project is to implement a **MIPS ISA assembler**. The assembler is a tool which converts assembly codes to a binary file. This project is intended to help you understand the MIPS ISA instruction set.

The assembler you are going to design is a simplified assembler which does not support linking process, and thus you do **not need to add the symbol and relocation tables** for each.

You should implement the assembler which can convert a subset of the instruction set shown in the following table. In addition, your assembler must handle labels for jump/branch targets, and labels for the static data section.

**If you have any questions related to the project, you can post questions on piazza or send an email(cs311 ta@casys.kaist.ac.kr) or visit us during the office hour.

The office hour will be held at E3-1 #4429, 17^{th} and 24^{th} March, $13:00 \sim 16:00$.

- Instruction Set

The detailed information regarding instructions are in the green card page of textbook They are also attached in the following two pages.

| ADDIU | ADDU | AND | ANDI | BEQ | BNE | J |
|-------|-------|------|------|-----|-----|------|
| JAL | JR | LUI | LW | LA* | NOR | OR |
| ORI | SLTIU | SLTU | SLL | SRL | SW | SUBU |

MIPS Reference Data

| OPCOD |
|-------|

1

| CORE INSTRUCTI | ON SE | Т | | | OPCODE |
|--------------------------------|---------|--------|--|----------|------------------------------|
| | | FOR- | | | FUNCT |
| NAME, MNEMO | | MAT | The state of the s | (1) | (Hex) 0/20 _{hex} |
| Add | add | R | R[rd] = R[rs] + R[rt] | | |
| Add Immediate | addi | I | R[rt] = R[rs] + SignExtImm | (1,2) | 8 _{hex} |
| Add Imm. Unsigned | addiu | | R[rt] = R[rs] + SignExtImm | (2) | 9 _{hex} |
| Add Unsigned | addu | R | R[rd] = R[rs] + R[rt] | | 0 / 21 _{hex} |
| And | and | R | R[rd] = R[rs] & R[rt] | | 0 / 24 _{hex} |
| And Immediate | andi | I | R[rt] = R[rs] & ZeroExtImm | (3) | c _{hex} |
| Branch On Equal | beq | I | if(R[rs]==R[rt]) PC=PC+4+BranchAddr | (4) | 4 _{hex} |
| Branch On Not Equa | lbne | I | if(R[rs]!=R[rt]) PC=PC+4+BranchAddr | (4) | 5 _{hex} |
| Jump | j | J | PC=JumpAddr | (5) | 2 _{hex} |
| Jump And Link | jal | J | R[31]=PC+8;PC=JumpAddr | (5) | 3 _{hex} |
| Jump Register | jr | R | PC=R[rs] | | 0 / 08 _{hex} |
| Load Byte Unsigned | lbu | I | R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)} | (2) | 24 _{hex} |
| Load Halfword Unsigned | lhu | I | R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)} | (2) | 25 _{hex} |
| Load Linked | 11 | I | R[rt] = M[R[rs] + SignExtImm] | (2,7) | 30 _{hex} |
| Load Upper Imm. | lui | I | $R[rt] = \{imm, 16'b0\}$ | | f _{hex} |
| Load Word | lw | I | R[rt] = M[R[rs] + SignExtImm] | (2) | 23 _{hex} |
| Nor | nor | R | $R[rd] = \sim (R[rs] R[rt])$ | | 0 / 27 _{hex} |
| Or | or | R | R[rd] = R[rs] R[rt] | | 0 / 25 _{hex} |
| Or Immediate | ori | I | R[rt] = R[rs] ZeroExtImm | (3) | d _{hex} |
| Set Less Than | slt | R | R[rd] = (R[rs] < R[rt]) ? 1 : 0 | | 0 / 2a _{hex} |
| Set Less Than Imm. | slti | 1 | R[rt] = (R[rs] < SignExtImm)? | : 0(2) | a _{hex} |
| Set Less Than Imm. Unsigned | sltiu | I | R[rt] = (R[rs] < SignExtImm) ? 1:0 | (2,6) | b _{hex} |
| Set Less Than Unsig | sltu | R | R[rd] = (R[rs] < R[rt]) ? 1 : 0 | | 0 / 2b _{hex} |
| Shift Left Logical | sll | R | $R[rd] = R[rt] \ll shamt$ | | 0 / 00 _{hex} |
| Shift Right Logical | srl | R | R[rd] = R[rt] >>> shamt | | 0 / 02 _{hex} |
| | | | M[R[rs]+SignExtImm](7:0) = | | |
| Store Byte | sb | I | R[rt](7:0) | (2) | 28 _{hex} |
| Store Conditional | sc | I | M[R[rs]+SignExtImm] = R[rt]; R[rt] = (atomic) ? 1 : 0 | (2,7) | 38 _{hex} |
| Store Halfword | sh | I | M[R[rs]+SignExtImm](15:0) = R[rt](15:0) | (2) | 29 _{hex} |
| Store Word | SW | I | M[R[rs]+SignExtImm] = R[rt] | (2) | 2b _{hex} |
| Subtract | sub | R | R[rd] = R[rs] - R[rt] | (1) | 0 / 22 _{hex} |
| Subtract Unsigned | subu | R | R[rd] = R[rs] - R[rt] | | 0 / 23 _{hex} |
| | (2) Sig | gnExtl | se overflow exception mm = { 16{immediate[15]}, immediate[15]}, immediate[15]} | ediate | |
| | | | $lmm = \{ 16\{1b'0\}, immediate \}$ $lddr = \{ 14\{immediate[15]\}, immediate[15]\}$ | ediate | 2'b0 } |
| | | | $dr = \{ PC+4[31:28], address, 2't \}$ | | , |
| | | | s considered unsigned numbers (v | | |
| DAGIO INICEDIJOT | (/) At | omic t | est&set pair; R[rt] = 1 if pair atom | ic, 0 II | not atomic |

BASIC INSTRUCTION FORMATS

| R | opcode | rs | | rt | rd | shamt | funct |
|---|--------|------|-------|----|---------|-----------|-------|
| | 31 20 | 5 25 | 21 20 | 16 | 15 11 | 10 6 | 5 0 |
| I | opcode | rs | | rt | | immediate | e |
| | 31 20 | 5 25 | 21 20 | 16 | 15 | | 0 |
| J | opcode | | | | address | | |
| | 31 20 | 5 25 | | | | | 0 |

ARITHMETIC CORE INSTRUCTION SET

| 7.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 | | • | / FMT /FT |
|--|------|--|-----------|
| | FOR | | / FUNCT |
| NAME, MNEMONIC | MAT | | (Hex) |
| Branch On FP True bolt | | if(FPcond)PC=PC+4+BranchAddr (4) | |
| Branch On FP False bolf | FI | if(!FPcond)PC=PC+4+BranchAddr(4) | 11/8/0/ |
| Divide div | R | Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] | 0///1a |
| Divide Unsigned divu | R | Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6) | 0///1b |
| FP Add Single add.s | FR | F[fd] = F[fs] + F[ft] | 11/10//0 |
| FP Add | FR | ${F[fd],F[fd+1]} = {F[fs],F[fs+1]} +$ | 11/11//0 |
| Double add. | 1 FK | {F[ft],F[ft+1]} | 11/11//0 |
| FP Compare Single c.x.s* | FR | FPcond = (F[fs] op F[ft]) ? 1 : 0 | 11/10//y |
| FP Compare | FR | $FPcond = (\{F[fs], F[fs+1]\} op$ | 11/11//y |
| Double | | $\{F[ft],F[ft+1]\}\}$? 1:0 | 11/11//3 |
| | | ==, <, or <=) (y is 32, 3c, or 3e) | |
| | s FR | F[fd] = F[fs] / F[ft] | 11/10//3 |
| FP Divide | i FR | ${F[fd],F[fd+1]} = {F[fs],F[fs+1]} /$ | 11/11//3 |
| Double | | {F[ft],F[ft+1]} | |
| FP Multiply Single mul.s | FR | F[fd] = F[fs] * F[ft] | 11/10//2 |
| FP Multiply mul. | i FR | ${F[fd],F[fd+1]} = {F[fs],F[fs+1]} *$ | 11/11//2 |
| Double | PP | {F[ft],F[ft+1]} | 11/10/ /1 |
| FP Subtract Single sub. | FR | F[fd]=F[fs]-F[ft] | 11/10//1 |
| FP Subtract | i FR | ${F[fd],F[fd+1]} = {F[fs],F[fs+1]} -$ | 11/11//1 |
| Double | , | {F[ft],F[ft+1]} | 31// |
| Load FP Single lwcl | I | F[rt] = M[R[rs] + SignExtImm] (2) | |
| Load FP | I | F[rt]=M[R[rs]+SignExtImm]; (2) | 35// |
| Double Move From Hi mfhi | R | F[rt+1]=M[R[rs]+SignExtImm+4] | 0 ///10 |
| Move From Lo mflo | | R[rd] = Hi R[rd] = Lo | 0 ///12 |
| Move From Control mfc0 | | R[rd] = CR[rs] | 10 /0//0 |
| Multiply mult | | R[ta] - CR[ts] $Hi,Lo\} = R[rs] * R[rt]$ | 0///18 |
| Multiply Unsigned multi | | $\{Hi,Lo\} = R[rs] * R[rt] $ $\{Hi,Lo\} = R[rs] * R[rt] $ (6) | |
| | - | R[rd] = R[rt] >> shamt | 0///3 |
| NO THE REAL PROPERTY AND ADDRESS OF THE PERTY ADDRESS OF | - | M[R[rs]+SignExtImm] = F[rt] (2) | |
| Store FP Single swc1 | 1 | | |
| Double sdc1 | 1 | M[R[rs]+SignExtImm] = F[rt]; (2) M[R[rs]+SignExtImm+4] = F[rt+1] | 3d// |
| Double | | MINITED TO THE PROPERTY OF THE | |

(2) OPCODE

FLOATING-POINT INSTRUCTION FORMATS

| FR | opcode | fmt | ft | fs | fd | funct |
|----|--------|-------|-------|-------|-----------|-------|
| | 31 26 | 25 21 | 20 16 | 15 11 | 10 6 | 5 0 |
| FI | opcode | fmt | ft | | immediate | 2 |
| | 31 26 | 25 21 | 20 16 | 15 | | 0 |

PSEUDOINSTRUCTION SET

| NAME | MNEMONIC | OPERATION |
|-----------------------------|----------|----------------------------------|
| Branch Less Than | blt | if(R[rs] < R[rt]) PC = Label |
| Branch Greater Than | bgt | if(R[rs]>R[rt]) PC = Label |
| Branch Less Than or Equal | ble | $if(R[rs] \le R[rt]) PC = Label$ |
| Branch Greater Than or Equa | l bge | $if(R[rs] \ge R[rt]) PC = Label$ |
| Load Immediate | li | R[rd] = immediate |
| Move | move | R[rd] = R[rs] |

REGISTER NAME, NUMBER, USE, CALL CONVENTION

| NAME | NUMBER | USE | PRESERVED ACROSS A CALL? |
|-----------|--------|---|-----------------------------|
| Szero | 0 | The Constant Value 0 | N.A. |
| Sat | 1 | Assembler Temporary | No |
| \$v0-\$v1 | 2-3 | Values for Function Results and Expression Evaluation | No |
| Sa0-Sa3 | 4-7 | Arguments | No |
| St0-St7 | 8-15 | Temporaries | No |
| \$s0-\$s7 | 16-23 | Saved Temporaries | Yes |
| \$t8-\$t9 | 24-25 | Temporaries | No |
| \$k0-\$k1 | 26-27 | Reserved for OS Kernel | No |
| Sgp | 28 | Global Pointer | Yes |
| Ssp | 29 | Stack Pointer | Yes |
| \$fp | 30 | Frame Pointer | Yes |
| Sra | 31 | Return Address | Yes |

© 2014 by Elsevier, Inc. All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 5th ed.

| OPCOL | EC BAC | E CONVER | SION | Δ | SCIL | SVMR | OIS | | (3) | |
|----------|------------|-------------|-------|-------------|----------|----------|-------|-------|----------|-------------|
| MIPS | (1) MIPS | (2) MIPS | SION | , - | | | ASCII | _ | Heva- | ASCII |
| | funct | funct | Binar | 1.30 | Deci- | deci- | Char- | Deci- | deci- | Char- |
| opcode | | | Dilla | У | mal | | | mal | mal | acter |
| (31:26) | (5:0) | (5:0) | 00 00 | 00 | 0 | mal 0 | acter | 64 | 40 | (a) |
| (1) | sll | add.f | 00 00 | | 1 | 1 | SOH | 65 | 41 | A |
| 4 | 257 | sub.f | 00 00 | | 2 | 2 | STX | 66 | 42 | В |
| j jal | srl sra | mul.f div.f | 00 00 | | 3 | 3 | ETX | 67 | 43 | Č |
| beq | sllv | sqrt.f | 00 01 | | 4 | 4 | EOT | 68 | 44 | D |
| bne | DITA | abs.f | 00 01 | | 5 | 5 | ENQ | 69 | 45 | E |
| blez | srlv | mov.f | 00 01 | | 6 | 6 | ACK | 70 | 46 | F |
| bgtz | srav | neg.f | 00 01 | | 7 | 7 | BEL | 71 | 47 | G |
| addi | jr | | 00 10 | 00 | 8 | 8 | BS | 72 | 48 | Н |
| addiu | jalr | | 00 10 | 01 | 9 | 9 | HT | 73 | 49 | I |
| slti | movz | | 00 10 | 10 | 10 | a | LF | 74 | 4a | J |
| sltiu | movn | | 00 10 | 11 | 11 | b | VT | 75 | 46 | K |
| andi | syscall | round.w.f | 00 11 | 00 | 12 | С | FF | 76 | 4c | L |
| ori | break | trunc.w.f | 00 11 | 01 | 13 | d | CR | 77 | 4d | M |
| xori | | ceil.w.f | 00 11 | 10 | 14 | e | SO | 78 | 4e | N |
| lui | sync | floor.w.f | 00 11 | | 15 | f | SI | 79 | 4f | 0 |
| | mfhi | | 01 00 | | 16 | 10 | DLE | 80 | 50 | P |
| (2) | mthi | | 01 00 | | 17- | 11 | DC1 | 81 | 51 | Q |
| | mflo | movz.f | 01 00 | | | 12 | DC2 | 82 | 52 | R |
| | mtlo | movn. | 01 00 | | 19 | 13 | DC3 | 83 | 53 | S |
| | | | 01 01 | | | 14 | DC4 | 84 | 54 | T |
| | | | 01 01 | | 21 | 15 | NAK | 85 | 55 | U |
| | | | 01 01 | | 22 | 16 | SYN | 86 | 56 | V |
| | | | 01 01 | | 23 | 17 | ETB | 87 | 57 | W X |
| | mult | | 01 10 | | | 18 | CAN | 88 | 58 | |
| | multu | | 01 10 | | 25 | 19 | EM | 89 | 59 | Y |
| | div | | 01 10 | | 26 27 | la lb | SUB | 91 | 5a 5b | |
| | divu | | 01 10 | | | 1c | FS | 92 | 5c | [|
| | | | 01 11 | | 29 | 1d | GS | 93 | 5d | 1 |
| | | | 01 11 | | | 1e | RS | 94 | 5e | V . |
| | | | 01 1 | | 31 | 1f | US | 95 | 5f | |
| lb | add | cvt.s.f | 10 00 | | | 20 | Space | 96 | 60 | |
| lh | addu | cvt.d.f | 10 00 | | 33 | 21 | ! | 97 | 61 | a |
| lwl | sub | cve.u., | 10 00 | | | 22 | 11 | 98 | 62 | b |
| lw | subu | | 10 00 | | 35 | 23 | # | 99 | 63 | c |
| 1bu | and | cvt.w.f | 10 01 | - | | 24 | S | 100 | 64 | d |
| lhu | or | o v o v ny | 10 01 | | 37 | 25 | % | 101 | 65 | е |
| lwr | xor | | 10 01 | | | 26 | & | 102 | 66 | f |
| | nor | | 100 | 111 | 39 | 27 | 3 | 103 | 67 | g |
| sb | | | 10 10 | 000 | 40 | 28 | (| 104 | 68 | h |
| sh | | | 10 10 | 001 | 41 | 29 |) | 105 | 69 | i |
| swl | slt | | 10 10 | 10 | 42 | 2a | * | 106 | 6a | j |
| sw | sltu | | 10 10 | | | 2b | + | 107 | 6b | k |
| | | | 10 1 | | | 2c | | 108 | 6c | 1 |
| | | | 10 11 | | | 2d | - | 109 | 6d | m |
| swr | | | 10 1 | | | 2e | | 110 | 6e | n |
| cache | | | 10 1 | | | 2f | | 111 | 6f | 0 |
| 11 | tge | c.f.f | 11 00 | | | 30 | 0 | 112 | 70 | р |
| lwcl | tgeu | c.un.f | 11 00 | | | 31 | 1 | 113 | 71 | q |
| lwc2 | tlt | c.eq.f | 11 00 | | | 32 | 2 | 114 | 72 | r |
| pref | tltu | c.ueq.f | 11 00 | | | 33 | 3 | 115 | 73 | S |
| | teq | c.olt.f | 11 0 | | | 34 | 4 | 116 | 74 | t |
| ldc1 | | c.ult.f | 11 0 | | | 35 | 5 | 117 | 75 | u |
| ldc2 | tne | c.ole.f | 11 0 | | | 36 | | 118 | 76 | V |
| | | c.ule.f | 11 0 | winest room | · · | 37 | 7 | 119 | 77 | W |
| sc | | c.sf.f | 11 10 | | | 38 | 8 | 120 | 78 | X |
| swc1 | | c.ngle.f | 11 10 | | | 39 | | 121 | 79 | У |
| swc2 | | c.seq.f | 11 10 | | | 3a | | 122 | 7a | Z |
| | | c.ngl.f | 11 1 | | | 3b | | 123 | 7b | - { |
| - 1 1 | | c.lt.f | 1111 | | | 3c 3d | | 124 | 7c 7d | } |
| sdc1 | | c.nge.f | 11 1 | | | | | 125 | 7d 7e | ~ |
| sdc2 | | c.le.f | 11 1 | | | 3e 3f | | 127 | 7f | |
| (1) and | ode(31:26) | c.ngt.f | 1111 | | 03 | 31 | * | 12/ | 71 | DLL |
| (1) opc | do(21,26) | 17 (11 | 1. : | e e | n+(25.0 | 1)1 | 6 (10 |) f= | - a (cin | rale). |

(2) opcode(31:26) == $17_{\text{ten}} (11_{\text{hex}})$; if fmt(25:21)== $16_{\text{ten}} (10_{\text{hex}}) f$ = s (single); if fmt(25:21)== $17_{\text{ten}} (11_{\text{hex}}) f$ = d (double)

IEEE 754 FLOATING-POINT STANDARD


(3)


(-1)^S × (1 + Fraction) × 2^(Exponent - Bias) where Single Precision Bias = 127, Double Precision Bias = 1023.

IEEE Single Precision and Double Precision Formats:

IEEE 754 Symbols Exponent Fraction Object 0 0 + 0 0 **≠**0 ± Denorm 1 to MAX - 1 anything ± Fl. Pt. Num. MAX 0 ±00 MAX **≠**0 NaN S.P. MAX = 255, D.P. MAX = 2047

(4)






DATA ALIGNMENT

| | Wo | rd | | | W | ord | |
|-------|------|------|------|------|------|------|------|
| Halfv | vord | Half | word | Half | word | Half | word |
| Byte | Byte | Byte | Byte | Byte | Byte | Byte | Byte |

EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS



BD = Branch Delay, UM = User Mode, EL = Exception Level, IE =Interrupt Enable

EXCEPTION CODES

| CEPTIC | | | | | |
|--------|------|---|--------|------|-----------------------------------|
| Number | Name | Cause of Exception | Number | Name | Cause of Exception |
| 0 | Int | Interrupt (hardware) | 9 | Вр | Breakpoint Exception |
| 4 | AdEL | Address Error Exception (load or instruction fetch) | 10 | RI | Reserved Instruction Exception |
| 5 | AdES | Address Error Exception (store) | 11 | CpU | Coprocessor Unimplemented |
| 6 | IBE | Bus Error on Instruction Fetch | 12 | Ov | Arithmetic Overflow Exception |
| 7 | DBE | Bus Error on Load or Store | 13 | Tr | Trap |
| 8 | Sys | Syscall Exception | 15 | FPE | Floating Point Exception |

SIZE PREFIXES

| | PREFIX | SYMBOL | SIZE | PREFIX | SYMBOL | SIZE | PREFIX | SYMBOL | SIZE | PREFIX | SYMBO |
|------|--------|--------|------|--------|--------|------|--------|--------|------|--------|-------|
| 103 | Kilo- | К | 210 | Kibi- | Ki | 1015 | Peta- | p | 250 | Pehi- | P) |
| 106 | Mega- | М | 220 | Mehi- | Mi | 1018 | Exa- | E | 260 | Exhi- | Ei |
| 109 | Giga- | G | 230 | Gibi- | Gi | 1021 | Zetta- | Z | 270 | Zebi- | Zi |
| 1012 | Tera- | T | 240 | Tebi- | Ti | 1024 | Yotta- | Y | 289 | Yobi- | Yi |

- Only instructions for unsigned operations need to be implemented. (addu, addiu, subu, sltiu, sltu, slt, srl)
- However, the immediate fields and offset fields for certain instructions are sign extended to allow negative numbers (addiu, sltiu, beq, bne, lw, sw). So you must implement the assembler to read the fields as signed-extended bits.
- Only loads and stores with 4B word need to be implemented.
- The assembler must support decimal and hexadecimal numbers (0x) for the immediate field, and .data section.
- The register name is always "\$n" n ranges from 0 to 31.
- la (load address) is a pseudo instruction; it should be converted to one or two assembly instructions.

la \$2, VAR1 : VAR1 is a label in the data section

→ It should be converted to lui and ori instructions.

lui \$register, upper 16bit address
ori \$register, lower 16bit address

If the lower 16bit address is 0x0000, the ori instruction is useless.

Case1) load address is 0x1000 0000 lui \$2, 0x1000 Case2) load address is 0x1000 0004 lui \$2, 0x1000 ori \$2, \$2, 0x0004

- Directives

.text

- indicates that following items are stored in the user text segment, typically instructions
- It always starts from 0x400000

.data

- indicates that following data items are stored in the data segment
- It always starts from 0x10000000


.word

- store n 32-bit quantities in successive memory words

You can assume that the .data and .text directives appear only once, and the .data must appear before .text directive.

Assume that each word in the data section is initialized (Each word has an initial value).

- Memory Layout



- Execution command:

> ./runfile <assembly file>

Your program must produce a single output file (.*o) from the input assembly file (*.s).

- Input format

- Output format

The output of the assembler is an object file which contains a single string of **ASCII '0' and '1'** characters. The ASCII string follows a simplified custom format.

- The first two words (32bits) are the size of text section, and data section.
- The next bytes are the instructions in binary. The length must be equal to the specified text section length.
- After the text section, the rest of bytes are the initial values of the data section.

The following must be the final format of binary ASCII string:

```
<text section size>
<data section size>
<instruction 1>
...
<instruction n>
<value 1>
...
<value m>
```

Please refer to the given examples for a better idea of this format.

2. Program Language

You can choose the programming language among C, and C++. Since subsequent project 2, 3, and 4 should be written in C/C++, you may want to start with C/C++ for the project to get familiar with the language, if you are not yet.

3. GitLab Repository


You must create a new repository for this project in GitLab. Please follow the instructions below step-by-step.

First, let's fork the project which the TAs have prepared.


1) Access https://cs311.kaist.ac.kr/cs311/project1-mips-assembler

Examples can be found in the project.


- 2) (If prompted) Login with your GitLab account.
- 3) Click "Fork" (Please refer to the following screen shot).



4) Select a namespace with your username. (Here chooses "khchoi", one of our TA's username)



5) Make sure your private repository is tagged with your username. Now you are ready to create a local clone of your repository. Next, let's make a local copy. In order to work on your project you must make a local copy first.



1) Take a look of the red boxed region and copy it to your clipboard like first figure. Your URL should look similar as the following:

https://cs311.kaist.ac.kr/khchoi/project1-mips-assembler.git

- 2) Type the following in your working directory like second figure.
- > git clone YOUR URL

Example) git clone https://cs311.kaist.ac.kr/khchoi/project1-mips-assembler.git

4) If you are successful at making a local copy, you will see a directory called "Project1-MIPS-Assembler".

Please remember that you are using the local repository as a working space. If you want to commit or submit your work, you must push your work to the remote server. Refer to the link below on how to push your work to the remote repository. (*Focus on 'commit' and 'push'*) Link: https://rogerdudler.github.io/git-guide/index.html

4. Grading Policy

Grades will be given based on the 5 examples provided for this project. Your assembler should print the correct corresponding binary code for a given MIPS code.

There are 5 codes to be graded and you will be granted 20% of total score for each correct binary code and **being "Correct" means that every digit and location is the same** to the given output of the example. If a digit is not the same, you will receive **0 score** for that example.

5. Submission (Important!!)

Make sure your code works well on your allocated Linux server.

In fact, it is highly recommended to work on your allocated server throughout this class. Your project will be graded on the same environment as your allocated Linux server.

You must include a Makefile in your submission that builds your 'assembler' into the name 'runfile'. We will be building your assembler using the `make` command. An example Makefile for c is provided in the project directory.

Submit your work to your private GitLab repository by adding a "submit" tag. Please follow the steps below when submitting.

- 1) Commit and push your code and Makefile to your remote repository.
- 2) Type the following command in your working directory.
- 2-1) > git tag -a submit -m 'whatever message you want'
- 2-2) > git push origin submit

****If there is no "submit" tag, your work will not be graded Please remember to submit your work with the tag.

6. Late Policy

You will loss **30%** of your score on the **first day** (March 31st 00:00 ~ March 31st 23:59). We will **not accept** works that are submitted after then.

Be aware of plagiarism! Although it is encouraged to discuss with others and refer to extra materials, copying other students or opened code is strictly banned.

The TAs will be comparing your source code with open source codes and other team's code. If you are caught, you will receive a penalty for plagiarism.

If you have any requests or questions regarding administrative issues (such as late submission due to an unfortunate accident, GitLab is not working) please send an e-mail to the TAs(cs311 ta@casys.kaist.ac.kr)