Project 2. MIPS Simulator

Due 23:59, April 13th, 2023 (KST)

TA: cs311_ta@casys.kaist.ac.kr

1. Introduction

In this project, you will build a **simulator for a subset of the MIPS instruction set**. The simulator loads a MIPS binary into a simulated memory then executes the instructions. Instruction execution will change the state of registers and memory of the simulated MIPS system. **Please read this document and README.md file provided in the repository carefully before you start.**

**If you have any questions related to the project, please ask them on the Piazza board or email(cs311_ta@casys.kaist.ac.kr) or office hour.

Office Hour

Location: E3-1 #4429

Date: March 31st and April 7th

Time: 13:00 ~ 16:00

2. GitLab Repository

Basically, you just need to repeat the same procedure of forking and cloning the repository explained in the document for Project 1. The only difference is that you should start from the TA's repository of **Project 2** (https://cs311.kaist.ac.kr/cs311/project2-mips-simulator). Please check prior notifications available in Piazza board, for more information about getting started with GitLab.

3. Simulator Requirements

For a given input MIPS binary (the same format of the output binary file from the MIPS assembler built in Project 1), the simulator must simulate the behaviors of MIPS machine based on the MIPS ISA.

States

The simulator must have the system states, which consist of general purpose registers (GPR; R0-R31), program counter (PC), and memory. The registers (GPRs, PC) and the memory must be created and initialized when a simulation begins.

Loading an input binary

For a given input binary, the loader must identify the text and data section sizes. The text section must be loaded into the simulated memory from the address 0x400000. The data section must be loaded to the simulated memory from the address 0x10000000. In this project, you only need to implement a simple loader which does not create the stack region.

Initial states

- * PC: The initial value of PC is 0x400000.
- * Registers: All values of register 0 to 31 are set to zero.
- * Memory: You may assume all initial values are zero, except for the part of the loaded text and data sections.

Instruction execution

With a current PC, 4-byte (an instruction) is read from the memory. The simulator must parse (decode) the binary instruction and identify what the instruction is and what the operands are. Then, based on the operations defined in MIPS ISA, the simulator must accurately simulate the executions, which will update PC, register, or memory.

Termination

The simulator must stop after executing the given number of instructions (specified in the option for simulator).

Supported Instruction Set (Same as Project 1, more information in Appendix)

Α	'DDIU	ADDU	AND	ANDI	BEQ	BNE	J
	JAL*	JR	LUI	LW	LA*	NOR	OR
	ORI	SLTIU	SLTU	SLL	SRL	SW	SUBU

Delay Slot (Important!!)

In project 1, first operation of 'JAL' instruction was described as R31 = (current PC) + 8, due to the delay slot. However, we are going to ignore the 'delay slot' for this project. Therefore, from project 2, that part was changed into **R31 = (current PC) + 4**.

- Pseudo-instruction

'LA' instruction is a pseudo instruction that can be converted to one or two assembly instructions. Please read Project 1 specification for more information.

4. Simulator Options and Output

Basic command

\$./cs311sim [-m addr1:addr2] [-d] [-n num instr] <input file>

Options

- -m : Print the memory content from addr1 to addr2
- -d : Print the register file content for each instruction execution. Print the memory content together if –m option is specified.
 - -n: number of instructions simulated

The default output is the PC and register file content after the completion of the given number of instructions. If -m option is specified, the memory content from addr1 to addr2 must be printed too.

If –d option is set, the register (and memory dump, if –m is enabled) must be printed for every instruction execution.

Formatting Output

PC and register content must be printed in addition to the optional memory content. You should print the output with standard output.

- 1. If you type the command line as below, the output file should show only PC and register values like **Figure 1**.
 - \$./cs311sim -n 0 input.o
- 2. If you type the command line as below, the output file should show memory contents of specific memory region, PC and register values like **Figure 2**.
 - \$./cs311sim -m 0x400000:0x400010 -n 0 input.o
- 3. The functions for printing the memory and register values are available in the util.c, util.h file.

```
Simulating for 0 cycles...
Current register values :
PC: 0x00400000
Registers:
R0: 0x000000000
R1: 0x00000000
R2: 0x000000000
R3: 0x000000000
R4: 0x000000000
R5: 0x000000000
R6: 0x000000000
R7: 0x000000000
R8: 0x000000000
R9: 0x000000000
R10: 0x000000000
R11: 0x000000000
R12: 0x000000000
R13: 0x000000000
R14: 0x000000000
R15: 0x00000000
R16: 0x00000000
R17: 0x00000000
R18: 0x000000000
R19: 0x000000000
R20: 0x000000000
R21: 0x000000000
R22: 0x000000000
R23: 0x000000000
R24: 0x000000000
R25: 0x000000000
R26: 0x000000000
R27: 0x000000000
R28: 0x000000000
R29: 0x000000000
R30: 0x000000000
R31: 0x000000000
```

Figure 1. Default Output

```
Simulating for 0 cycles...
Current register values :
PC: 0x00400000
Registers:
R0: 0x000000000
R1: 0x000000000
R2: 0x000000000
R3: 0x000000000
R4: 0x000000000
R5: 0x000000000
R6: 0x000000000
R7: 0x000000000
R8: 0x000000000
R9: 0x00000000
R10: 0x000000000
R11: 0x000000000
R12: 0x000000000
R13: 0x000000000
R14: 0x000000000
R15: 0x000000000
R16: 0x000000000
R17: 0x000000000
R18: 0x000000000
R19: 0x000000000
R20: 0x000000000
R21: 0x000000000
R22: 0x000000000
R23: 0x000000000
R24: 0x00000000
R25: 0x000000000
R26: 0x000000000
R27: 0x000000000
R28: 0x000000000
R29: 0x000000000
R30: 0x000000000
R31: 0x000000000
Memory content [0x00400000..0x00400010] :
0x00400000: 0x02208824
0x00400004: 0x02409024
0x00400008: 0x3c081000
0x0040000c: 0x3c091000
0x00400010: 0x35290004
```

Figure 2. Output with Option '-m'

5. Grading Policy

Submissions will be graded based on the 10 examples: 6 given examples in 'sample_input' directory, and 4 hidden cases. Hidden cases have similar complexity with respect to given examples.

To get score, your simulator should print the exactly same output as the reference solution. You can evaluate your code within given examples by comparing your output with files in 'sample_output' directory. You may check the correctness of your code by executing make test at your working directory of this project.

If there are any differences (including whitespaces) it will print the differences as below (here, there are two different lines corresponding to register R4 and R31). If there is no difference for an example, it will print "Test seems correct".

```
Testing example01
        Test seems correct
Testing example02
        Test seems correct
Testing example03
       Test seems correct
Testing example04
       Test seems correct
Testing example05
       Test seems correct
 -- sample_output/fact 2019-09-26 21:29:59.290040281 +0900
+++ - 2019-09-26 21:30:04.128396077 +0900
@@ -8,7 +8,7 @@
R1: 0x00000000
R2: 0x00000001
R3: 0x00000000
-R4: 0xfff1ffec
R4: 0xffffffec
R5: 0x00000000
R6: 0x00000000
R7: 0x000000000
@ -35,5 +35,5 @@
R28: 0x000000000
R29: 0x000000000
R30: 0x000000000
-R31: 0x0040201c
R31: 0x0040001c
       Results not identical, check the diff output
```

Please make sure your outputs for given examples are identical to the files in the sample_output directory, without any redundant prints. Every single character of the output must be identical to the given sample output. Otherwise, you will receive **0** score for the example.

Note that simply hard-coding outputs for given examples would lead you to 0 score for this project.

6. Submission (Important!!)

Make sure your code works well on our class Linux server.

It is highly recommended to work on the class server, since your project will be graded on the same environment as those servers.

Add the 'submit' tag to your final commit and push your work to the gitlab server.

The following commands are the flow you should take to submit your work.

If there is no "submit" tag, your work will not be graded. Please do not forget to submit your work with the tag.

Please make sure you push your work before the deadline. If you do not "push" your work, we won't be able to see your work so that your work will be marked as unsubmitted.

For more information about submission procedure, please refer to the specification of project 1 "Submission".

7. Late Policy & Plagiarism Penalty (Important!!)

You will lose **30%** of your score on the **first day** (April 14th 0:00~23:59). We will **not accept** any works that are submitted after then.

Be aware of plagiarism! Although it is encouraged to discuss with others and refer to extra materials, copying other students' or opened code is strictly banned: Not only for main routine functions, but also helper functions.

TAs will compare your source code with open-source codes and other students' code. If you are caught, you will receive a serious penalty for plagiarism as announced in the first lecture of this course.

If you have any requests or questions regarding administrative issues (such as late submission due to an unfortunate accident, GitLab is not working) please send an e-mail to TAs.

8. Tips

Modifying your repository via http may cause some problems.

You may use C++ instead of C if you want. Just make sure your 'make test' command works properly.

Please, do not modify contents of files other than parse.c, run.c, and Makefile. (Simply modifying filename extension from .c to .cpp without modification on contents is acceptable however.)

Please start as early as possible.

Please read this document, README.md, and given skeleton code carefully before you start.

Appendix. Detailed Information about Instruction Set in Project 2

1. Core Instruction Set

NAME	MNE MONIC	FOR MAT	OPERATION (in Verilog)	OPCODE	FUNCT
Add Immediate Unsigned	ADDIU	I	R[rt] = R[rs] + SignExtImm (1)	0x9	-
Add Unsigned	ADDU	R	R[rd] = R[rs] + R[rt]	0x0	0x21
And	AND	R	R[rd] = R[rs] & R[rt]	0x0	0x24
And Immediate	ANDI	I	R[rt] = R[rs] & ZeroExtImm (2)	0xc	-
Branch On Equal	nch On Equal BEQ I if $(R[rs] == R[rt])$ PC = PC+4+BranchAddr (3)		0x4	-	
Branch On Not Equal	nch On Not Equal BNE I if (R[rs] != R[rt]) PC = PC+4+BranchAddr (3)		0x5	-	
Jump	J	J	PC = JumpAddr (4)	0x2	-
Jump And Link	JAL	J	R[31] = PC + 4; PC = JumpAddr	0x3	-
Jump Register	JR	R	PC = R[rs]	0x0	0x8
Load Upper Immediate	LUI	I	R[rt] = {imm, 16'b0}	0xf	-
Load Word	LW	I	R[rt] = M[R[rs] + SignExtImm (1)	0x23	-
Nor	NOR	R	$R[rd] = \sim (R[rs] \mid R[rt])$	0x0	0x27
Or	OR	R	R[rd] = R[rs] R[rt]	0x0	0x25
Or Immediate	ORI	I	R[rt] = R[rs] ZeroExtImm (2)	0xd	-
Set Less Than Immediate Unsigned	SLTIU	I	R[rt] = (R[rs] < SignExtImm) ? 1 : 0 (1) (5)	0xb	-
Set Less Than Unsigned	SLTU	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0 (5)	0x0	0x2b
Shift Left Logical	SLL	R	R[rd] = R[rt] << shamt	0x0	0x00
Shift Right Logical	SRL	R	R[rd] = R[rt] >> shamt	0x0	0x02
Store Word	SW	I	M[R[rs] + SignExtImm] = R[rt] (1)	0x2b	-
Subtract Unsigned	SUBU	R	R[rd] = R[rs] - R[rt]	0x0	0x23

- (1) SignExtImm = {16{immediate[15]}, immediate}(2) ZeroExtImm = {16{1b'0}, immediate}
- (3) BranchAddr = {14{immediate[15]}, immediate, 2'b0}
- (4) JumpAddr = {PC+4[31:28], address, 2'b0}
- (5) Operands considered unsigned numbers (vs. 2's complement)

2. Basic Instruction Formats

R	opcode		rs	rt		rd	shamt	funct	
	31	26 25	21	20	16 15	11	10	6 5	0
ı	opcode		rs	rt			immediate		
	31	26 25	21	20	16 15				0
J	opcode					address			
	31	26.25							

(3) OPCODES, BASE CONVERSION, ASCII SYMBOLS MIPS (1) MIPS (2) MIPS Hexa- ASCII Hexa- ASCII Deciopcode funct funct Binary deci- Chardeci-Charmal mal acter (31:26)(5:0)(5:0)mal acter mal 64 00 0000 NIII 40 a sub.f 00 0001 SOH 65 41 B 00 0010 STX 66 42 mul.f 00 0011 ETX 67 43 jal div.f D beq 00 0100 4 68 44 sgrt 00 0101 5 **ENQ** 69 45 E bne abs.f 00 0110 ACK 70 46 blez srlv mov. 00 0111 BEL 71 47 G neg. srav 00 1000 48 H addi 73 00 1001 9 HT 49 addiu jalr 74 4a 00 1010 LF a movz VT 75 4b sltin 00 1011 K movn round.w.f 00 1100 76 4c andi 77 4d M trunc.w.f 00 1101 13 CR d break 78 00 1110 14 SO 4e xori ceil.w.f e 79 0 floor.w.f 00 1111 15 SI 4f 50 80 P DLE 16 QR 51 (2) 81 mthi 01 0001 DC1 mflo movz.f 01 0010 18 12 DC2 82 52 53 S 83 01 0011 19 DC3 54 01 0100 20 14 DC4 84 55 01 0101 15 NAK 85 56 57 01 0110 22 16 SYN 86 W 01 0111 ETB 87 01 1000 24 18 CAN X 01 1001 19 EM 89 59 multu 01 1010 SUB 90 5a 26 1a 91 5b 01 101 01 1100 28 FS 92 01 1101 1d GS 93 5d 94 5e 01 1110 30 RS 1e 95 US 01 1111 cvt.s.f 10 0000 32 20 Space 96 60 97 21 61 10 0001 lh addu cvt.d.f a 22 98 b 34 62 lwl sub 10 0010 99 # 10 0011 35 63 subi 100 d 24 8 64 cvt.w.j 25 0/0 65 e 26 lwr 38 & 66 10 0111 39 103 67 nor 10 1000 40 104 68 10 1001 41 29 105 69 slt 10 1010 42 106 6a swl 10 1011 43 26 107 6b sltu SW 10 1100 44 108 10 1101 45 2d 109 6d m 10 1110 46 110 6e n swr 10 1111 111 6f 0 cache 11 0000 30 112 c.f.f p 71 11 0001 49 31 113 1wc1 c.un.f q 11 0010 50 32 114 72 1wc2 c.eq.f 73 51 33 115 pref c.ueq.f 11 0011 74 11 0100 c.olt.f 52 34 75 53 35 ldc1 c.ult. 117 u 76 c.ole.f 118 1dc2 11 0110 54 36 6 55 119 11 0111 W c.sf.f 11 1000 56 X 79 11 1001 39 9 c.ngle.f 11 1010 58 3a 122 7a swc2 c.seq. 123 7b 1011 50 3h 11 1100 124 7c 1101 125 7d sdc1 61 c.nge.f 11 1110 126 62 3e c.le.t 127 DEL 11 11111

(1) opcode(31:26) == 0 (2) opcode(31:26) == $17_{\text{ten}} (11_{\text{hex}})$; if fmt(25:21)== $16_{\text{ten}} (10_{\text{hex}}) f$ = s (single); if fmt(25:21)== $17_{\text{ten}} (11_{\text{hex}}) f$ = d (double)

IEEE 754 FLOATING-POINT STANDARD


 $(-1)^S \times (1 + Fraction) \times 2^{(Exponent - Bias)}$ where Single Precision Bias = 127, Double Precision Bias = 1023.

IEEE Single Precision and Double Precision Formats:

IEEE 754 Symbols Exponent Fraction Object ± 0 0 ±() ± Denorm 1 to MAX - 1 anything ± Fl. Pt. Num MAX 0 ±00 NaN MAX ±0 S.P. MAX = 255, D.P. MAX = 2047

(4)

S	Exponent	Fraction
31	30 23	0
S	Exponent	Fraction



DATA ALIGNMENT

	Wo	rd			W	ord	
Halfv	vord	Half	word	Half	word	Half	word
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte

EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS

B D		Interrupt Mask		Exception Code	
31	15		8	6	2
		Pending		U	EI
		Interrupt		M	LE
	15		8	4	1 0

BD = Branch Delay, UM = User Mode, EL = Exception Level, IE =Interrupt Enable

EXCEPTION CODES

Number	Name	Cause of Exception	Number	Name	
0	Int	Interrupt (hardware)	9	Вр	Breakpoint Exception
4	AdEL	Address Error Exception (load or instruction fetch)	10	RI	Reserved Instruction Exception
5	AdES	Address Error Exception (store)	11	CpU	Coprocessor Unimplemented
6	IBE	Bus Error on Instruction Fetch	12	Ov	Arithmetic Overflow Exception
7	DBE	Bus Error on Load or Store	13	Tr	Trap
8	Sys	Syscall Exception	15	FPE	Floating Point Exceptio
8	- Controller		15	FPE	Floating Point Ex

SIZE PREFIXES

	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBO
103	Kilo-	К	219	Kibi-	Ki	1015	Peta-	р	250	Pehí-	Pi
106	Mega-	М	220	Mehi-	Mi	1018	Exa-	E	260	Exhi-	Ei
109	Giga-	G	230	Gibi-	Gi	1021	Zetta-	Z	270	Zebi-	Zi
1012	Tera-	T	249	Tebi-	Ti	1024	Yotta-	Y	280	Yobi-	Yi