Tugas 2
Organisasi dan Arsitektur Komputer
"Instruction Set Processor X86 dan ARM"



NAMA : Ragil Burhanudin Pamungkas

NIM : L200150080

KELAS : A

Program Studi Informatika
Fakultas Komunikasi dan Informatika
Universitas Muhammadiyah Surakarta

Set Instruksi dari x86

Opcode	Description
AAA	ASCII Adjust After Addition
AAD	ASCII Adjust AX Before Division
AAS	ASCII Adjust AL After Subtraction
ADC	Add with Carry
ADD	Add
ADDPD	Add Packed Double-Precision Floating-Point
	Values
ADDPS	Add Packed Single-Precision Floating-Point
	Values
ADDSD	Add Scalar Double-Precision Floating-Point Values
ADDSS	Add Scalar Single-Precision Floating-Point Values
ADDSUBPD	Packed Double-FP Add/Subtract
ADDSUBPS	Packed Single-FP Add/Subtract
AND	Logical AND
ANDPD	Bitwise Logical AND of Packed Double-Precision
	Floating-Point Values
ANDPS	Bitwise Logical AND of Packed Single-Precision
	Floating-Point Values
ANDNPD	Bitwise Logical AND NOT of Packed Double-
	Precision Floating-Point Values
ANDNPS	Bitwise Logical AND NOT of Packed Single-
100	Precision Floating-Point Values
ARPL	Adjust RPL Field of Segment Selector
BOUND	Check Array Index Against Bounds
BSF	Bit Scan Forward
BSR	Bit Scan Reverse
BSWAP	Byte Swap
BT	Bit Test and Complement
BTC	Bit Test and Complement
BTR	Bit Test and Reset
BTS	Bit Test and Set Call Procedure
CALL	
CBW/CWDE	Convert Byte to Word/Convert Word to Doubleword
CLC	Clear Carry Flag
CLD	Clear Direction Flag
CLFLUSH	Flush Cache Line
CLI	Clear Interrupt Flag
CLTS	Clear Task-Switched Flag in CR0
CMC	Complement Carry Flag
CMOVcc	Conditional Move

OUD	
СМР	Compare Two Operands
CMPPD	Compare Packed Double-Precision Floating-Point Values
CMPPS	Compare Packed Single-Precision Floating-Point Values
CMPS/CMPSB/CMP SW/CMPSD	Compare String Operands
CMPSD	Compare Scalar Double-Precision Floating-Point Values
CMPSS	Compare Scalar Single-Precision Floating-Point Values
CMPXCHG	Compare and Exchange
CMPXCHG8B	Compare and Exchange 8 Bytes
COMISD	Compare Scalar Ordered Double-Precision Floating- Point Values and Set EFLAGS
COMISS	Compare Scalar Ordered Single-Precision Floating- Point Values and Set EFLAGS
CPUID	CPU Identification
CVTDQ2PD	Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point Values
CVTDQ2PS	Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point Values
CVTPD2DQ	Convert Packed Double-Precision Floating-Point Values to Packed Doubleword Integers
CVTPD2PI	Convert Packed Double-Precision Floating-Point Values to Packed Doubleword Integers
CVTPD2PS	Convert Packed Double-Precision Floating-Point Values to Packed Single-Precision Floating-Point Values
CVTPI2PD	Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point Values
CVTPI2PS	Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point Values
CVTPS2DQ	Convert Packed Single-Precision Floating-Point Values to Packed Doubleword Integers
CVTPS2PD	Convert Packed Single-Precision Floating-Point Values to Packed Double-Precision Floating-Point Values
CVTPS2PI	Convert Packed Single-Precision Floating-Point Values to Packed Doubleword Integers
CVTSD2SI	Convert Scalar Double-Precision Floating-Point Value to Doubleword Integer
CVTSD2SS	Convert Scalar Double-Precision Floating-Point Value to Scalar Single-Precision Floating-Point Value

CVTSI2SD	Convert Doubleword Integer to Scalar Double- Precision Floating-Point Value
CVTSI2SS	Convert Doubleword Integer to Scalar Single- Precision Floating-Point Value
CVTSS2SD	Convert Scalar Single-Precision Floating-Point Value to Scalar Double-Precision Floating-Point Value
CVTSS2SI	Convert Scalar Single-Precision Floating-Point Value to Doubleword Integer
CVTTPD2PI	Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Doubleword Integers
CVTTPD2DQ	Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Doubleword Integers
CVTTPS2DQ	Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Doubleword Integers
CVTTPS2PI	Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Doubleword Integers
CVTTSD2SI	Convert with Truncation Scalar Double-Precision Floating-Point Value to Signed Doubleword Integer
CVTTSS2SI	Convert with Truncation Scalar Single-Precision Floating-Point Value to Doubleword Integer
CWD/CDQ	Convert Word to Doubleword/Convert Doubleword to Quadword
DAA	Decimal Adjust AL after Addition
DAS	Decimal Adjust AL after Subtraction
DEC	Decrement by 1
DIV	Unsigned Divide
DIVPD	Divide Packed Double-Precision Floating-Point Values
DIVPS	Divide Packed Single-Precision Floating-Point Values
DIVSD	Divide Scalar Double-Precision Floating-Point Values
DIVSS	Divide Scalar Single-Precision Floating-Point Values
EMMS	Empty MMX Technology State
ENTER	Make Stack Frame for Procedure Parameters
F2XM1	Compute 2x-1
FABS	Absolute Value
FADD/FADDP/FIADD	Add
FBLD	Load Binary Coded Decimal

FBSTP Store BCD Integer and Pop Change Sign FCLEX/FNCLEX Clear Exceptions FCMOVcc Floating-Point Conditional Move FCOM/FCOMP/FCO Compare Floating Point Values MPP FCOMI/FCOMIP/FUC Compare Floating Point Values and Set EFLAGS
FCLEX/FNCLEX Clear Exceptions FCMOVcc Floating-Point Conditional Move Compare Floating Point Values MPP FCOMI/FCOMIP/FUC Compare Floating Point Values and Set EFLAGS
FCMOVcc Floating-Point Conditional Move FCOM/FCOMP/FCO Compare Floating Point Values MPP FCOMI/FCOMIP/FUC Compare Floating Point Values and Set EFLAGS
FCOM/FCOMP/FCO MPP FCOMI/FCOMIP/FUC Compare Floating Point Values and Set EFLAGS
FCOMI/FCOMIP/FUC Compare Floating Point Values and Set EFLAGS
i C
OMI/FUCOMIP COMIP COMPANY OF THE PROPERTY OF T
FCOS Cosine
FDECSTP Decrement Stack-Top Pointer
FDIV/FDIVP/FIDIV Divide
FDIVR/FDIVRP/FIDIV Reverse Divide
R
FFREE Floating-Point Register
FICOM/FICOMP Compare Integer
FILD Load Integer
FINCSTP Increment Stack-Top Pointer
FINIT/FNINIT Initialize Floating-Point Unit
FIST/FISTP Store Integer
FISTTP Store Integer with Truncation
FLD Load Floating Point Value
FLD1/FLDL2T/FLDL Load Constant
2E/FLDPI/FLDLG2/F LDLN2/FLDZ
FLDCW Load x87 FPU Control Word
FLDENV Load x87 FPU Environment
FMUL/FMULP/FIMUL Multiply
FNOP No operation
FPATAN Partial Arctangent
FPREM Partial Remainder
FPREM1 Partial Remainder
FPTAN Partial Tangent
FRNDINT Round to Integer
FRSTOR Restore x87 FPU State
FSAVE/FNSAVE Store x87 FPU State
FSCALE Scale
FSIN Sine
FSINCOS Sine and Cosine
FSQRT Square Root
FST/FSTP Store Floating Point Value
FSTCW/FNSTCW Store x87 FPU Control Word
FSTENV/FNSTENV Store x87 FPU Environment
FSTSW/FNSTSW Store x87 FPU Status Word
FSUB/FSUBP/FISUB Subtract

FSUBR/FSUBRP/FIS	Reverse Subtract
UBR	
FTST	Test Floating Point Value
FUCOM/FUCOMP/F UCOMPP	Unordered Compare Floating Point Values
FXAM	Examine Floating Point Value
FXCH	Exchange Register Contents
FXRSTOR	Restore x87 FPU, MMX Technology, SSE, and SSE2 State
FXSAVE	Save x87 FPU, MMX Technology, SSE, and SSE2 State
FXTRACT	Extract Exponent and Mantissa
FYL2X	Compute y * log_2(x)
FYL2XP1	Compute y * log_2(x + 1)
HADDPD	Packed Double-FP Horizontal Add
HADDPS	Packed Single-FP Horizontal Add
HLT	Halt
HSUBPD	Packed Double-FP Horizontal Subtract
HSUBPS	Packed Single-FP Horizontal Subtract
IDIV	Signed Divide
IMUL	Signed Multiply
IN	Input from Port
INC	Increment by 1
INS/INSB/INSW/INS D	Input from Port to String
INT n/INTO/INT 3	Call to Interrupt Procedure
INVD	Invalidate Internal Caches
INVLPG	Invalidate TLB Entry
IRET/IRETD	Interrupt Return
Jcc	Jump if Condition Is Met
JMP	Jump
LAHF	Load Status Flags into AH Register
LAR	Load Access Rights Byte
LDDQU	Load Unaligned Integer 128 Bits
LDMXCSR	Load MXCSR Register
LDS/LES/LFS/LGS/L	Load Far Pointer
SS	
LEA	Load Effective Address
LEAVE	High Level Procedure Exit
LFENCE	Load Fence
LGDT/LIDT	Load Global/Interrupt Descriptor Table Register
LLDT	Load Local Descriptor Table Register
LMSW	Load Machine Status Word
LOCK	Assert LOCK# Signal Prefix

LODS/LODSB/LODS W/LODSD	Load String
LOOP/LOOPcc	Loop According to ECX Counter
LSL	Load Segment Limit
LTR	Load Task Register
MASKMOVDQU	Store Selected Bytes of Double Quadword
MASKMOVQ	Store Selected Bytes of Quadword
MAXPD	Return Maximum Packed Double-Precision Floating- Point Values
MAXPS	Return Maximum Packed Single-Precision Floating-Point Values
MAXSD	Return Maximum Scalar Double-Precision Floating-Point Value
MAXSS	Return Maximum Scalar Single-Precision Floating- Point Value
MFENCE	Memory Fence
MINPD	Return Minimum Packed Double-Precision Floating-Point Values
MINPS	Return Minimum Packed Single-Precision Floating-Point Values
MINSD	Return Minimum Scalar Double-Precision Floating- Point Value
MINSS	Return Minimum Scalar Single-Precision Floating- Point Value
MONITOR	Setup Monitor Address
MOV	Move
MOV	Move to/from Control Registers
MOV	Move to/from Debug Registers
MOVAPD	Move Aligned Packed Double-Precision Floating- Point Values
MOVAPS	Move Aligned Packed Single-Precision Floating- Point Values
MOVD	Move Doubleword
MOVDDUP	Move One Double-FP and Duplicate
MOVDQA	Move Aligned Double Quadword
MOVDQU	Move Unaligned Double Quadword
MOVDQ2Q	Move Quadword from XMM to MMX Technology Register
MOVHLPS	Move Packed Single-Precision Floating-Point Values High to Low
MOVHPD	Move High Packed Double-Precision Floating- Point Value
MOVHPS	Move High Packed Single-Precision Floating-Point Values

MOVLHPS	Move Packed Single-Precision Floating-Point Values Low to High
MOVLPD	Move Low Packed Double-Precision Floating-Point Value
MOVLPS	Move Low Packed Single-Precision Floating-Point Values
MOVMSKPD	Extract Packed Double-Precision Floating-Point Sign Mask
MOVMSKPS	Extract Packed Single-Precision Floating-Point Sign Mask
MOVNTDQ	Store Double Quadword Using Non-Temporal Hint
MOVNTI	Store Doubleword Using Non-Temporal Hint
MOVNTPD	Store Packed Double-Precision Floating-Point Values Using Non-Temporal Hint
MOVNTPS	Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint
MOVNTQ	Store of Quadword Using Non-Temporal Hint
MOVSHDUP	Move Packed Single-FP High and Duplicate
MOVSLDUP	Move Packed Single-FP Low and Duplicate
MOVQ	Move Quadword
MOVQ2DQ	Move Quadword from MMX Technology to XMM Register
MOVS/MOVSB/MOV SW/MOVSD	Move Data from String to String
MOVSD	Move Scalar Double-Precision Floating-Point Value
MOVSS	Move Scalar Single-Precision Floating-Point Values
MOVSX	Move with Sign-Extension
MOVUPD	Move Unaligned Packed Double-Precision Floating- Point Values
MOVUPS	Move Unaligned Packed Single-Precision Floating- Point Values
MOVZX	Move with Zero-Extend
MUL	Unsigned Multiply
MULPD	
NIOLFD	Multiply Packed Double-Precision Floating-Point Values
MULPS	
	Values Multiply Packed Single-Precision Floating-Point
MULPS	Values Multiply Packed Single-Precision Floating-Point Values Multiply Scalar Double-Precision Floating-Point
MULPS MULSD	Values Multiply Packed Single-Precision Floating-Point Values Multiply Scalar Double-Precision Floating-Point Values Multiply Scalar Single-Precision Floating-Point

NOP	No Operation
NOT	One's Complement Negation
OR	Logical Inclusive OR
ORPD	Bitwise Logical OR of Double-Precision Floating- Point Values
ORPS	Bitwise Logical OR of Single-Precision Floating- Point Values
OUT	Output to Port
OUTS/OUTSB/OUTS W/OUTSD	Output String to Port
PACKSSWB/PACKS SDW	Pack with Signed Saturation
PACKUSWB	Pack with Unsigned Saturation
PADDB/PADDW/PA DDD	Add Packed Integers
PADDQ	Add Packed Quadword Integers
PADDSB/PADDSW	Add Packed Signed Integers with Signed Saturation
PADDUSB/PADDUS W	Add Packed Unsigned Integers with Unsigned Saturation
PAND	Logical AND
PANDN	Logical AND NOT
PAUSE	Spin Loop Hint
PAVGB/PAVGW	Average Packed Integers
PCMPEQB/PCMPEQ W/PCMPEQD	Compare Packed Data for Equal
PCMPGTB/PCMPGT W/PCMPGTD	Compare Packed Signed Integers for Greater Than
PEXTRW	Extract Word
PINSRW	Insert Word
PMADDWD	Multiply and Add Packed Integers
PMAXSW	Maximum of Packed Signed Word Integers
PMAXUB	Maximum of Packed Unsigned Byte Integers
PMINSW	Minimum of Packed Signed Word Integers
PMINUB	Minimum of Packed Unsigned Byte Integers
PMOVMSKB	Move Byte Mask
PMULHUW	Multiply Packed Unsigned Integers and Store High Result
PMULHW	Multiply Packed Signed Integers and Store High Result
PMULLW	Multiply Packed Signed Integers and Store Low Result
PMULUDQ	Multiply Packed Unsigned Doubleword Integers
POP	Pop a Value from the Stack
POPA/POPAD	Pop All General-Purpose Registers

POPF/POPFD	Pop Stack into EFLAGS Register	
POR	Bitwise Logical OR	
PREFETCHh	Prefetch Data Into Caches	
PSADBW	Compute Sum of Absolute Differences	
PSHUFD	Shuffle Packed Doublewords	
PSHUFHW	Shuffle Packed High Words	
PSHUFLW	Shuffle Packed Low Words	
PSHUFW	Shuffle Packed Words	
PSLLDQ	Shift Double Quadword Left Logical	
PSLLW/PSLLD/PSL	Shift Packed Data Left Logical	
LQ	·	
PSRAW/PSRAD	Shift Packed Data Right Arithmetic	
PSRLDQ	Shift Double Quadword Right Logical	
PSRLW/PSRLD/PSR	Shift Packed Data Right Logical	
LQ		
PSUBB/PSUBW/PSU	Subtract Packed Integers	
BD		
PSUBQ	Subtract Packed Quadword Integers	
PSUBSB/PSUBSW	Subtract Packed Signed Integers with Signed	
	Saturation	
PSUBUSB/PSUBUS	Subtract Packed Unsigned Integers with Unsigned	
W	Saturation	
PUNPCKHBW/PUNP	Unpack High Data	
CKHWD/PUNPCKHD		
Q/PUNPCKHQDQ PUNPCKLBW/PUNP	Linnack Law Data	
CKLWD/PUNPCKLD	Unpack Low Data	
Q/PUNPCKLQDQ		
PUSH	Push Word or Doubleword Onto the Stack	
PUSHA/PUSHAD	Push All General-Purpose Registers	
PUSHF/PUSHFD	Push EFLAGS Register onto the Stack	
PXOR	Logical Exclusive OR	
RCL/RCR/ROL/ROR	Rotate	
RCPPS	Compute Reciprocals of Packed Single-Precision	
	Floating-Point Values	
RCPSS	Compute Reciprocal of Scalar Single-Precision	
	Floating- Point Values	
RDMSR	Read from Model Specific Register	
RDPMC	Read Performance-Monitoring Counters	
RDTSC	Read Time-Stamp Counter	
REP/REPE/REPZ/RE	Repeat String Operation Prefix	
DNE/DEDNZ		
PNE/REPNZ		
RET	Return from Procedure	

RSQRTPS	Compute Reciprocals of Square Roots of Packed Single-Precision Floating-Point Values
RSQRTSS	Compute Reciprocal of Square Root of Scalar
	Single- Precision Floating-Point Value
SAHF	Store AH into Flags
SAL/SAR/SHL/SHR	Shift
SBB	Integer Subtraction with Borrow
SCAS/SCASB/SCAS	Scan String
W/SCASD	
SETcc	Set Byte on Condition
SFENCE	Store Fence
SGDT	Store Global Descriptor Table Register
SHLD	Double Precision Shift Left
SHRD	Double Precision Shift Right
SHUFPD	Shuffle Packed Double-Precision Floating-Point
	Values
SHUFPS	Shuffle Packed Single-Precision Floating-Point
	Values
SIDT	Store Interrupt Descriptor Table Register
SLDT	Store Local Descriptor Table Register
SMSW	Store Machine Status Word
SQRTPD	Compute Square Roots of Packed Double-
	Precision Floating-Point Values
SQRTPS	Compute Square Roots of Packed Single-
000700	Precision Floating-Point Values
SQRTSD	Compute Square Root of Scalar Double-Precision
CODTCC	Floating-Point Value
SQRTSS	Compute Square Root of Scalar Single-Precision
STC	Floating-Point Value Set Carry Flag
STD	Set Carry Flag Set Direction Flag
STI	Set Interrupt Flag
STMXCSR	Store MXCSR Register State
STOS/STOSB/STOS	Store String
W/STOSD	Otore Othing
STR	Store Task Register
SUB	Subtract
SUBPD	Subtract Packed Double-Precision Floating-Point
	Values
SUBPS	Subtract Packed Single-Precision Floating-Point
	Values
SUBSD	Subtract Scalar Double-Precision Floating-Point
	Values
SUBSS	Subtract Scalar Single-Precision Floating-Point
	Values

SYSENTER	Fast System Call
SYSEXIT	Fast Return from Fast System Call
TEST	Logical Compare
UCOMISD	Unordered Compare Scalar Double-Precision Floating- Point Values and Set EFLAGS
UCOMISS	Unordered Compare Scalar Single-Precision Floating- Point Values and Set EFLAGS
UD2	Undefined Instruction
UNPCKHPD	Unpack and Interleave High Packed Double- Precision Floating-Point Values
UNPCKHPS	Unpack and Interleave High Packed Single- Precision Floating-Point Values
UNPCKLPD	Unpack and Interleave Low Packed Double- Precision Floating-Point Values
UNPCKLPS	Unpack and Interleave Low Packed Single- Precision Floating-Point Values
VERR/VERW	Verify a Segment for Reading or Writing
WAIT/FWAIT	Wait
WBINVD	Write Back and Invalidate Cache
WRMSR	Write to Model Specific Register
XADD	Exchange and Add
XCHG	Exchange Register/Memory with Register
XLAT/XLATB	Table Look-up Translation
XOR	Logical Exclusive OR
XORPD	Bitwise Logical XOR for Double-Precision Floating- Point Values
XORPS	Bitwise Logical XOR for Single-Precision Floating- Point Values

Set Instruksi dari ARM

<u>Instruction</u>	Meaning
ABS	Absolute Value
ACS	Arc Cosine
ADC	Add with Carry
ADC	Thumb: Add with Carry
ADD	Add
ADD	Thumb: Add
ADF	Add
ADR	Get address of object (within 4K)
ADRL	Get address of object (beyond 4K)
ALIGN	Set the program counter to the next word boundary
AND	Logical AND
AND	Thumb: Logical AND
ASL	Arithmetic Shift Left
ASN	Arc Sine
ASR	Arithmetic Shift Right
ATN	Arc Tangent
B	Branch
В	Thumb: Branch
BIC	Bit Clear
BIC	Thumb: Bit Clear
BKPT	Thumb: Breakpoint
BL	Branch with Link
BL	Thumb: Long Branch with Link
BLX	Thumb: Branch with Link and Exchange
BX	Thumb: Branch and Exchange
CDP	Co-processor data operation
CDP2	CDP, non-conditional so more co-processor commands possible
CLZ	Count Leading Zeros
CMF	Compare floating point value
CMN	Compare negated values
CMN	Thumb: Compare negated values
CMP	Compare values
CMP	Thumb: Compare values
CNF	Compare negated floating point values
COS	Cosine
DCx	Define byte (B), halfword (W), word (D), string (S), or floating point (F)
	value.
	Some assemblers allow DCFS, DCFD, etc for FP precision.
DVF	Divide

EOR	Exclusive-OR two values
EOR	Thumb: Logical Exclusive-OR
EQUX	Define byte (B), halfword (W), word (D), string (S), or floating point (F)
<u> </u>	value.
	Some assemblers allow EQUFS, EQUFD, etc for FP precision.
EXP	Exponent
FABS	VFP: Absolute
FADD	VFP: Addition
FCMP	VFP: Compare
FCVTDS	VFP: Single to Double
FCVTSD	VFP: Double to Single
FCPY	VFP: Copy [like MVF]
FDIV	VFP: Division
FDV	Fast Divide
FIX	Convert floating value to an integer
FLD	VFP: Load VFP registers
<u>FLDMDB</u>	VFP: Load multiple VFP registers, decr. before
<u>FLDMIA</u>	VFP: Load multiple VFP registers, incr. after
<u>FLT</u>	Convert integer to a floating value
<u>FMAC</u>	VFP: Multiply with Accumulate
<u>FMDHR</u>	VFP: Transfer ARM register to upper half of Double
<u>FMDLR</u>	VFP: Transfer ARM register to lower half of Double
<u>FMRDH</u>	VFP: Transfer upper half of Double to ARM register
<u>FMRDL</u>	VFP: Transfer lower half of Double to ARM register
<u>FML</u>	Fast multiply
<u>FMSC</u>	VFP: Multiply with Negate and Accumulate
<u>FMRS</u>	VFP: Transfer Single to ARM register
<u>FMSR</u>	VFP: Transfer ARM register to Single
<u>FMUL</u>	VFP: Multiply
FMRX	VFP: Transfer VFP system register to ARM register
FMSTAT	VFP: Transfer FPSCR flags to CPSR
<u>FMXR</u>	VFP: Transfer ARM register to VFP system register
FNEG	VFP: Copy Negative [like MVN]
<u>FNMAC</u>	VFP: Multiply with Deduct
<u>FNMSC</u>	VFP: Multiply with Negate and Deduct
FNMUL	VFP: Negative Multiply
FRD	Fast reverse divide
FSITO FSCORT	VFP: Signed Integer to Float
FSQRT	VFP: Square Root
FST	VFP: Save VFP registers
FSTMDB	VFP: Save multiple VFP registers, decr. before
FSTMIA ESLIP	VFP: Save multiple VFP registers, incr. after VFP: Subtraction
FSUB FTOSI	
FTOSI	VFP: Float to Lineigned Integer
FTOUI	VFP: Float to Unsigned Integer

FUITO	VFP: Unsigned Integer to Float
LDC	Load from memory to co-processor
LDC2	LDC, non-conditional so more co-processor commands possible
LDF	Load floating point value
LDM	Load multiple registers
LDMIA	
LDMIA LDR	Thumb: Load multiple registers
LDR LDR	Load register (32 bit) Thumby Load register (32 bits?)
	Thumb: Load register (32 bits?)
<u>LDRB</u>	Load byte (8 bit) into register
LDRB LDRU	Thumb: Load byte (8 bit) into register
<u>LDRH</u>	Load halfword (16 bit) into register
<u>LDRH</u>	Thumb: Load halfwit (boo!) into register
LDRSB	Load signed byte (sign + 7 bit) into register
LDRSB	Thumb: Load signed byte (sign + 7 bit) into register
LDRSH	Load signed halfword (sign + 15 bit) into register
LDRSH	Thumb: Load signed halfword (sign + 15 bit) into register
LFM	Load multiple floating point values
<u>LGN</u>	Logarithm to base e
LOG	Logarithm to base 10
LSL	Logical Shift Left
LSR	Logical Shift Right
<u>MCR</u>	Co-processor register transfer (ARM to co-processor)
MCR2	MCR, non-conditional so more co-processor commands possible
MCRR	MCR, with two registers transferred at one time
MLA	Multiply with Accumulate
MNF	Move negated
MOV	Move value/register into a register
MOV	Thumb: Move value/register into a register
MRC	Co-processor register transfer (co-processor to ARM)
MRC2	MRC, non-conditional so more co-processor commands possible
MRRC	MRC, with two registers transferred at one time
MRS	Move status flags to a register
MSR	Move contents of a register to the status flags
MUF	Multiply
<u>MUL</u>	Multiply
MUL	Thumb: Multiply
MVF	Move value/float register into a float register
MVN	Move negated
MVN	Thumb: Move negated
<u>NEG</u>	Thumb Negate
<u>NOP</u>	Thumb: No Operation
NRM	Normalise
<u>OPT</u>	Select assembly options
<u>ORR</u>	Logical OR
<u>ORR</u>	Thumb: Logical OR

PLD	PreLoaD
POL	Polar Angle
POP	Thumb: Pop registers from stack
POW	Power
PUSH	
OADD	Thumb: Push registers onto stack
_	Add, saturating
<u>QDADD</u>	Add, double saturating
<u>QDSUB</u>	Subtract, double saturating
<u>QSUB</u>	Subtact, saturating
RDF	Reverse Divide
RFC	Read FP control register
RFS	Read FP status register
RMF	Remainder
RND	Round to integral value
<u>ROR</u>	Rotate Right
RPW	Reverse Power
RRX	Rotate Right with extend
<u>RSB</u>	Reverse Subtract
<u>RSC</u>	Reverse Subtract with Carry
<u>RSF</u>	Reverse Subtract
SBC	Subtract with Carry
SBC	Thumb: Subtract with Carry
SFM	Store Muliple Floating point values
SIN	Sine
SMLA	Signed Multiply with Accumulate of 16 bit * 16 bit values
SMLAL	Signed Long (sign + 63 bit) Multiply with Accumulate
SMLAL	Signed Multiply with Accumulate of 16 bit * 16 bit values,
	result is sign extended to 32 bits, then added to a 64 bit value.
SMLAW	Signed Multiply with Accumulate of 32 bit * 16 bit values
SMUL	Signed Multiply of 16 bit * 16 bit values
SMULL	Signed Long (sign + 63 bit) Multiply
SMULW	Signed Multiply of 32 bit * 16 bit values
SQT	Square Root
STC	Co-processor data transfer
STC2	STC, non-conditional so more co-processor commands possible
STF	Store floating point value
STM	Store multiple registers
STMIA	Thumb: Store multiple registers
STR	Store a register (32 bit)
STR	Thumb: Store register (32 bit?)
STRB	Store a byte (8 bit) from a register
STRB	Thumb: Store byte (8 bit)
STRH	Store a halfword (16 bit) from a register
STRH	Thumb: Store halfword (16 bit)
STRSB	Store a signed byte (sign + 7 bit) from a register
BIRD	Store a signed byte (sign + / bit) from a register

<u>STRSH</u>	Store a signed half-word (sign + 15 bit) from a register
<u>SUB</u>	Subtract
<u>SUB</u>	Thumb: Subtract
SUF	Subtract
SWI	Cause a SoftWare Interrupt
SWI	Thumb: SoftWare Interrupt
SWP	Swap register with memory
TAN	Tangent
TEQ	Test Equivalence (notional EOR)
TST	Test bits (notional AND)
TST	Thumb: Test bits
UMLAL	Unsigned Long (64 bit) Multiply with Accumulate
<u>UMULL</u>	Unsigned Long (64 bit) Multiply
URD	Unnormalised round
WFC	Write FP control register
WFS	Write FP status register

Anonim.

http://x86.renejeschke.de/

Anonim.

https://www.heyrick.co.uk/assembler/qfinder.html/index.html#02