

Tugas 2
Organisasi dan Arsitektur Komputer
“Instruction Set Processor X86 dan ARM”



NAMA : Ragil Burhanudin Pamungkas

NIM : L200150080

KELAS : A

Program Studi Informatika
Fakultas Komunikasi dan Informatika
Universitas Muhammadiyah Surakarta

Set Instruksi dari x86

Opcode	Description
AAA	ASCII Adjust After Addition
AAD	ASCII Adjust AX Before Division
AAS	ASCII Adjust AL After Subtraction
ADC	Add with Carry
ADD	Add
ADDPD	Add Packed Double-Precision Floating-Point Values
ADDPS	Add Packed Single-Precision Floating-Point Values
ADDSD	Add Scalar Double-Precision Floating-Point Values
ADDSS	Add Scalar Single-Precision Floating-Point Values
ADDSUBPD	Packed Double-FP Add/Subtract
ADDSUBPS	Packed Single-FP Add/Subtract
AND	Logical AND
ANDPD	Bitwise Logical AND of Packed Double-Precision Floating-Point Values
ANDPS	Bitwise Logical AND of Packed Single-Precision Floating-Point Values
ANDNPD	Bitwise Logical AND NOT of Packed Double-Precision Floating-Point Values
ANDNPS	Bitwise Logical AND NOT of Packed Single-Precision Floating-Point Values
ARPL	Adjust RPL Field of Segment Selector
BOUND	Check Array Index Against Bounds
BSF	Bit Scan Forward
BSR	Bit Scan Reverse
BSWAP	Byte Swap
BT	Bit Test
BTC	Bit Test and Complement
BTR	Bit Test and Reset
BTS	Bit Test and Set
CALL	Call Procedure
CBW/CWDE	Convert Byte to Word/Convert Word to Doubleword
CLC	Clear Carry Flag
CLD	Clear Direction Flag
CLFLUSH	Flush Cache Line
CLI	Clear Interrupt Flag
CLTS	Clear Task-Switched Flag in CR0
CMC	Complement Carry Flag
CMOVCc	Conditional Move

CMP	Compare Two Operands
CMPPD	Compare Packed Double-Precision Floating-Point Values
CMPPS	Compare Packed Single-Precision Floating-Point Values
CMPS/CMPSB/CMP SW/CMPSD	Compare String Operands
CMPSD	Compare Scalar Double-Precision Floating-Point Values
CMPSS	Compare Scalar Single-Precision Floating-Point Values
CMPXCHG	Compare and Exchange
CMPXCHG8B	Compare and Exchange 8 Bytes
COMISD	Compare Scalar Ordered Double-Precision Floating- Point Values and Set EFLAGS
COMISS	Compare Scalar Ordered Single-Precision Floating- Point Values and Set EFLAGS
CPUID	CPU Identification
CVTDQ2PD	Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point Values
CVTDQ2PS	Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point Values
CVTPD2DQ	Convert Packed Double-Precision Floating-Point Values to Packed Doubleword Integers
CVTPD2PI	Convert Packed Double-Precision Floating-Point Values to Packed Doubleword Integers
CVTPD2PS	Convert Packed Double-Precision Floating-Point Values to Packed Single-Precision Floating-Point Values
CVTPI2PD	Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point Values
CVTPI2PS	Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point Values
CVTPS2DQ	Convert Packed Single-Precision Floating-Point Values to Packed Doubleword Integers
CVTPS2PD	Convert Packed Single-Precision Floating-Point Values to Packed Double-Precision Floating-Point Values
CVTPS2PI	Convert Packed Single-Precision Floating-Point Values to Packed Doubleword Integers
CVTSD2SI	Convert Scalar Double-Precision Floating-Point Value to Doubleword Integer
CVTSD2SS	Convert Scalar Double-Precision Floating-Point Value to Scalar Single-Precision Floating-Point Value

CVTSI2SD	Convert Doubleword Integer to Scalar Double-Precision Floating-Point Value
CVTSI2SS	Convert Doubleword Integer to Scalar Single-Precision Floating-Point Value
CVTSS2SD	Convert Scalar Single-Precision Floating-Point Value to Scalar Double-Precision Floating-Point Value
CVTSS2SI	Convert Scalar Single-Precision Floating-Point Value to Doubleword Integer
CVTTPD2PI	Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Doubleword Integers
CVTTPD2DQ	Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Doubleword Integers
CVTTPS2DQ	Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Doubleword Integers
CVTTPS2PI	Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Doubleword Integers
CVTTSD2SI	Convert with Truncation Scalar Double-Precision Floating-Point Value to Signed Doubleword Integer
CVTTSS2SI	Convert with Truncation Scalar Single-Precision Floating-Point Value to Doubleword Integer
CWD/CDQ	Convert Word to Doubleword/Convert Doubleword to Quadword
DAA	Decimal Adjust AL after Addition
DAS	Decimal Adjust AL after Subtraction
DEC	Decrement by 1
DIV	Unsigned Divide
DIVPD	Divide Packed Double-Precision Floating-Point Values
DIVPS	Divide Packed Single-Precision Floating-Point Values
DIVSD	Divide Scalar Double-Precision Floating-Point Values
DIVSS	Divide Scalar Single-Precision Floating-Point Values
EMMS	Empty MMX Technology State
ENTER	Make Stack Frame for Procedure Parameters
F2XM1	Compute $2x-1$
FABS	Absolute Value
FADD/FADDP/FIADD	Add
FBLD	Load Binary Coded Decimal

FBSTP	Store BCD Integer and Pop
FCHS	Change Sign
FCLEX/FNCLEX	Clear Exceptions
FCMOVcc	Floating-Point Conditional Move
FCOM/FCOMP/FCOMPP	Compare Floating Point Values
FCOMI/FCOMIP/FUCOMI/FUCOMIP	Compare Floating Point Values and Set EFLAGS
FCOS	Cosine
FDECSTP	Decrement Stack-Top Pointer
FDIV/FDIVP/FIDIV	Divide
FDIVR/FDIVRP/FIDIVR	Reverse Divide
FFREE	Free Floating-Point Register
FICOM/FICOMP	Compare Integer
FILD	Load Integer
FINCSTP	Increment Stack-Top Pointer
FINIT/FNINIT	Initialize Floating-Point Unit
FIST/FISTP	Store Integer
FISTTP	Store Integer with Truncation
FLD	Load Floating Point Value
FLD1/FLDL2T/FLDL2E/FLDP1/FLDLG2/FLDLN2/FLDZ	Load Constant
FLDCW	Load x87 FPU Control Word
FLDENV	Load x87 FPU Environment
FMUL/FMULP/FIMUL	Multiply
FNOP	No operation
FPATAN	Partial Arctangent
FPREM	Partial Remainder
FPREM1	Partial Remainder
FPTAN	Partial Tangent
FRNDINT	Round to Integer
FRSTOR	Restore x87 FPU State
FSAVE/FNSAVE	Store x87 FPU State
FSCALE	Scale
FSIN	Sine
FSINCOS	Sine and Cosine
FSQRT	Square Root
FST/FSTP	Store Floating Point Value
FSTCW/FNSTCW	Store x87 FPU Control Word
FSTENV/FNSTENV	Store x87 FPU Environment
FSTSW/FNSTSW	Store x87 FPU Status Word
FSUB/FSUBP/FISUB	Subtract

FSUBR/FSUBRP/FIS UBR	Reverse Subtract
FTST	Test Floating Point Value
FUCOM/FUCOMP/F UCOMPP	Unordered Compare Floating Point Values
FXAM	Examine Floating Point Value
FXCH	Exchange Register Contents
FXRSTOR	Restore x87 FPU, MMX Technology, SSE, and SSE2 State
FXSAVE	Save x87 FPU, MMX Technology, SSE, and SSE2 State
FXTRACT	Extract Exponent and Mantissa
FYL2X	Compute $y * \log_2(x)$
FYL2XP1	Compute $y * \log_2(x + 1)$
HADDPD	Packed Double-FP Horizontal Add
HADDPS	Packed Single-FP Horizontal Add
HLT	Halt
HSUBPD	Packed Double-FP Horizontal Subtract
HSUBPS	Packed Single-FP Horizontal Subtract
IDIV	Signed Divide
IMUL	Signed Multiply
IN	Input from Port
INC	Increment by 1
INS/INSB/INSW/INS D	Input from Port to String
INT n/INTO/INT 3	Call to Interrupt Procedure
INVD	Invalidate Internal Caches
INVLPG	Invalidate TLB Entry
IRET/IRETD	Interrupt Return
Jcc	Jump if Condition Is Met
JMP	Jump
LAHF	Load Status Flags into AH Register
LAR	Load Access Rights Byte
LDDQU	Load Unaligned Integer 128 Bits
LDMXCSR	Load MXCSR Register
LDS/LFS/LGS/L SS	Load Far Pointer
LEA	Load Effective Address
LEAVE	High Level Procedure Exit
LFENCE	Load Fence
LGDT/LIDT	Load Global/Interrupt Descriptor Table Register
LLDT	Load Local Descriptor Table Register
LMSW	Load Machine Status Word
LOCK	Assert LOCK# Signal Prefix

LODS/LODSB/LODS W/LODSD	Load String
LOOP/LOOPcc	Loop According to ECX Counter
LSL	Load Segment Limit
LTR	Load Task Register
MASKMOVDQU	Store Selected Bytes of Double Quadword
MASKMOVQ	Store Selected Bytes of Quadword
MAXPD	Return Maximum Packed Double-Precision Floating- Point Values
MAXPS	Return Maximum Packed Single-Precision Floating-Point Values
MAXSD	Return Maximum Scalar Double-Precision Floating-Point Value
MAXSS	Return Maximum Scalar Single-Precision Floating- Point Value
MFENCE	Memory Fence
MINPD	Return Minimum Packed Double-Precision Floating-Point Values
MINPS	Return Minimum Packed Single-Precision Floating-Point Values
MINSD	Return Minimum Scalar Double-Precision Floating- Point Value
MINSS	Return Minimum Scalar Single-Precision Floating- Point Value
MONITOR	Setup Monitor Address
MOV	Move
MOV	Move to/from Control Registers
MOV	Move to/from Debug Registers
MOVAPD	Move Aligned Packed Double-Precision Floating- Point Values
MOVAPS	Move Aligned Packed Single-Precision Floating- Point Values
MOVD	Move Doubleword
MOVDDUP	Move One Double-FP and Duplicate
MOVDQA	Move Aligned Double Quadword
MOVDQU	Move Unaligned Double Quadword
MOVDQ2Q	Move Quadword from XMM to MMX Technology Register
MOVHLPS	Move Packed Single-Precision Floating-Point Values High to Low
MOVHPD	Move High Packed Double-Precision Floating- Point Value
MOVHPS	Move High Packed Single-Precision Floating-Point Values

MOVLHPS	Move Packed Single-Precision Floating-Point Values Low to High
MOVLPD	Move Low Packed Double-Precision Floating-Point Value
MOVLPS	Move Low Packed Single-Precision Floating-Point Values
MOVMSKPD	Extract Packed Double-Precision Floating-Point Sign Mask
MOVMSKPS	Extract Packed Single-Precision Floating-Point Sign Mask
MOVNTDQ	Store Double Quadword Using Non-Temporal Hint
MOVNTI	Store Doubleword Using Non-Temporal Hint
MOVNTPD	Store Packed Double-Precision Floating-Point Values Using Non-Temporal Hint
MOVNTPS	Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint
MOVNTQ	Store of Quadword Using Non-Temporal Hint
MOVSHDUP	Move Packed Single-FP High and Duplicate
MOVSLDUP	Move Packed Single-FP Low and Duplicate
MOVQ	Move Quadword
MOVQ2DQ	Move Quadword from MMX Technology to XMM Register
MOVS/MOVSBB/MOVSX/MOVSD	Move Data from String to String
MOVSD	Move Scalar Double-Precision Floating-Point Value
MOVSS	Move Scalar Single-Precision Floating-Point Values
MOVSX	Move with Sign-Extension
MOVUPD	Move Unaligned Packed Double-Precision Floating- Point Values
MOVUPS	Move Unaligned Packed Single-Precision Floating-Point Values
MOVZX	Move with Zero-Extend
MUL	Unsigned Multiply
MULPD	Multiply Packed Double-Precision Floating-Point Values
MULPS	Multiply Packed Single-Precision Floating-Point Values
MULSD	Multiply Scalar Double-Precision Floating-Point Values
MULSS	Multiply Scalar Single-Precision Floating-Point Values
MWAIT	Monitor Wait
NEG	Two's Complement Negation

NOP	No Operation
NOT	One's Complement Negation
OR	Logical Inclusive OR
ORPD	Bitwise Logical OR of Double-Precision Floating-Point Values
ORPS	Bitwise Logical OR of Single-Precision Floating-Point Values
OUT	Output to Port
OUTS/OUTSB/OUTSD/OUTSW	Output String to Port
PACKSSWB/PACKSD	Pack with Signed Saturation
PACKUSWB	Pack with Unsigned Saturation
PADDB/PADDW/PADDQ	Add Packed Integers
PADDQ	Add Packed Quadword Integers
PADDSB/PADDSW	Add Packed Signed Integers with Signed Saturation
PADDUSB/PADDUSW	Add Packed Unsigned Integers with Unsigned Saturation
PAND	Logical AND
PANDN	Logical AND NOT
PAUSE	Spin Loop Hint
PAVGB/PAVGW	Average Packed Integers
PCMPEQB/PCMPEQW/PCMPEQD	Compare Packed Data for Equal
PCMPGTB/PCMPGTW/PCMPGTD	Compare Packed Signed Integers for Greater Than
PEXTRW	Extract Word
PINSRW	Insert Word
PMADDWD	Multiply and Add Packed Integers
PMAXSW	Maximum of Packed Signed Word Integers
PMAXUB	Maximum of Packed Unsigned Byte Integers
PMINSW	Minimum of Packed Signed Word Integers
PMINUB	Minimum of Packed Unsigned Byte Integers
PMOVBMSKB	Move Byte Mask
PMULHUW	Multiply Packed Unsigned Integers and Store High Result
PMULHW	Multiply Packed Signed Integers and Store High Result
PMULLW	Multiply Packed Signed Integers and Store Low Result
PMULUDQ	Multiply Packed Unsigned Doubleword Integers
POP	Pop a Value from the Stack
POPA/POPAD	Pop All General-Purpose Registers

POPF/POPFd	Pop Stack into EFLAGS Register
POR	Bitwise Logical OR
PREFETCHh	Prefetch Data Into Caches
PSADBw	Compute Sum of Absolute Differences
PSHUFD	Shuffle Packed Doublewords
PSHUFW	Shuffle Packed High Words
PSHUFLW	Shuffle Packed Low Words
PSHUFW	Shuffle Packed Words
PSLLDQ	Shift Double Quadword Left Logical
PSLLW/PSLLD/PSLLQ	Shift Packed Data Left Logical
PSRAW/PSRAD	Shift Packed Data Right Arithmetic
PSRLDQ	Shift Double Quadword Right Logical
PSRLW/PSRLD/PSRLQ	Shift Packed Data Right Logical
PSUBB/PSUBW/PSUBD	Subtract Packed Integers
PSUBQ	Subtract Packed Quadword Integers
PSUBSB/PSUBSW	Subtract Packed Signed Integers with Signed Saturation
PSUBUSB/PSUBUSW	Subtract Packed Unsigned Integers with Unsigned Saturation
PUNPCKHBW/PUNPCKHWD/PUNPCKHQDQ	Unpack High Data
PUNPCKLBW/PUNPCKLWD/PUNPCKLQDQ	Unpack Low Data
PUSH	Push Word or Doubleword Onto the Stack
PUSHA/PUSHAD	Push All General-Purpose Registers
PUSHF/PUSHFD	Push EFLAGS Register onto the Stack
PXOR	Logical Exclusive OR
RCL/RCR/ROL/ROR	Rotate
RCPPS	Compute Reciprocals of Packed Single-Precision Floating-Point Values
RCPS	Compute Reciprocal of Scalar Single-Precision Floating-Point Values
RDMSR	Read from Model Specific Register
RDPMSR	Read Performance-Monitoring Counters
RDTSC	Read Time-Stamp Counter
REP/REPE/REPZ/REPNE/REPNZ	Repeat String Operation Prefix
RET	Return from Procedure
RSM	Resume from System Management Mode

RSQRTPS	Compute Reciprocals of Square Roots of Packed Single-Precision Floating-Point Values
RSQRTSS	Compute Reciprocal of Square Root of Scalar Single- Precision Floating-Point Value
SAHF	Store AH into Flags
SAL/SAR/SHL/SHR	Shift
SBB	Integer Subtraction with Borrow
SCAS/SCASB/SCAS W/SCASD	Scan String
SETcc	Set Byte on Condition
SFENCE	Store Fence
SGDT	Store Global Descriptor Table Register
SHLD	Double Precision Shift Left
SHRD	Double Precision Shift Right
SHUFPD	Shuffle Packed Double-Precision Floating-Point Values
SHUFPS	Shuffle Packed Single-Precision Floating-Point Values
SIDT	Store Interrupt Descriptor Table Register
SLDT	Store Local Descriptor Table Register
SMSW	Store Machine Status Word
SQRTPD	Compute Square Roots of Packed Double-Precision Floating-Point Values
SQRTPS	Compute Square Roots of Packed Single-Precision Floating-Point Values
SQRTSD	Compute Square Root of Scalar Double-Precision Floating-Point Value
SQRTSS	Compute Square Root of Scalar Single-Precision Floating-Point Value
STC	Set Carry Flag
STD	Set Direction Flag
STI	Set Interrupt Flag
STMXCSR	Store MXCSR Register State
STOS/STOSB/STOS W/STOSD	Store String
STR	Store Task Register
SUB	Subtract
SUBPD	Subtract Packed Double-Precision Floating-Point Values
SUBPS	Subtract Packed Single-Precision Floating-Point Values
SUBSD	Subtract Scalar Double-Precision Floating-Point Values
SUBSS	Subtract Scalar Single-Precision Floating-Point Values

SYSENTER	Fast System Call
SYSEXIT	Fast Return from Fast System Call
TEST	Logical Compare
UCOMISD	Unordered Compare Scalar Double-Precision Floating- Point Values and Set EFLAGS
UCOMISS	Unordered Compare Scalar Single-Precision Floating- Point Values and Set EFLAGS
UD2	Undefined Instruction
UNPCKHPD	Unpack and Interleave High Packed Double-Precision Floating-Point Values
UNPCKHPS	Unpack and Interleave High Packed Single-Precision Floating-Point Values
UNPCKLPD	Unpack and Interleave Low Packed Double-Precision Floating-Point Values
UNPCKLPS	Unpack and Interleave Low Packed Single-Precision Floating-Point Values
VERR/VERW	Verify a Segment for Reading or Writing
WAIT/FWAIT	Wait
WBINVD	Write Back and Invalidate Cache
WRMSR	Write to Model Specific Register
XADD	Exchange and Add
XCHG	Exchange Register/Memory with Register
XLAT/XLATB	Table Look-up Translation
XOR	Logical Exclusive OR
XORPD	Bitwise Logical XOR for Double-Precision Floating-Point Values
XORPS	Bitwise Logical XOR for Single-Precision Floating-Point Values

Set Instruksi dari ARM

<u>Instruction</u>	<u>Meaning</u>
<u>ABS</u>	Absolute Value
<u>ACS</u>	Arc Cosine
<u>ADC</u>	Add with Carry
<u>ADC</u>	Thumb: Add with Carry
<u>ADD</u>	Add
<u>ADD</u>	Thumb: Add
<u>ADF</u>	Add
<u>ADR</u>	Get address of object (within 4K)
<u>ADRL</u>	Get address of object (beyond 4K)
<u>ALIGN</u>	Set the program counter to the next word boundary
<u>AND</u>	Logical AND
<u>AND</u>	Thumb: Logical AND
<u>ASL</u>	Arithmetic Shift Left
<u>ASN</u>	Arc Sine
<u>ASR</u>	Arithmetic Shift Right
<u>ATN</u>	Arc Tangent
<u>B</u>	Branch
<u>B</u>	Thumb: Branch
<u>BIC</u>	Bit Clear
<u>BIC</u>	Thumb: Bit Clear
<u>BKPT</u>	Thumb: Breakpoint
<u>BL</u>	Branch with Link
<u>BL</u>	Thumb: Long Branch with Link
<u>BLX</u>	Thumb: Branch with Link and Exchange
<u>BX</u>	Thumb: Branch and Exchange
<u>CDP</u>	Co-processor data operation
<u>CDP2</u>	CDP, <i>non-conditional</i> so more co-processor commands possible
<u>CLZ</u>	Count Leading Zeros
<u>CMF</u>	Compare floating point value
<u>CMN</u>	Compare negated values
<u>CMN</u>	Thumb: Compare negated values
<u>CMP</u>	Compare values
<u>CMP</u>	Thumb: Compare values
<u>CNF</u>	Compare negated floating point values
<u>COS</u>	Cosine
<u>DCx</u>	Define byte (B), halfword (W), word (D), string (S), or floating point (F) value. Some assemblers allow DCFS, DCFD, etc for FP precision.
<u>DVF</u>	Divide

<u>EOR</u>	Exclusive-OR two values
<u>EOR</u>	Thumb: Logical Exclusive-OR
<u>EQUx</u>	Define byte (B), halfword (W), word (D), string (S), or floating point (F) value. Some assemblers allow EQUFS, EQUFD, etc for FP precision.
<u>EXP</u>	Exponent
<u>FABS</u>	VFP: Absolute
<u>FADD</u>	VFP: Addition
<u>FCMP</u>	VFP: Compare
<u>FCVTDS</u>	VFP: Single to Double
<u>FCVTSF</u>	VFP: Double to Single
<u>FCPY</u>	VFP: Copy [<i>like MVF</i>]
<u>FDIV</u>	VFP: Division
<u>FDV</u>	Fast Divide
<u>FIX</u>	Convert floating value to an integer
<u>FLD</u>	VFP: Load VFP registers
<u>FLDMDB</u>	VFP: Load multiple VFP registers, decr. before
<u>FLDMIA</u>	VFP: Load multiple VFP registers, incr. after
<u>FLT</u>	Convert integer to a floating value
<u>FMAC</u>	VFP: Multiply with Accumulate
<u>FMDHR</u>	VFP: Transfer ARM register to upper half of Double
<u>FMDLR</u>	VFP: Transfer ARM register to lower half of Double
<u>FMRDH</u>	VFP: Transfer upper half of Double to ARM register
<u>FMRDL</u>	VFP: Transfer lower half of Double to ARM register
<u>FML</u>	Fast multiply
<u>FMSC</u>	VFP: Multiply with Negate and Accumulate
<u>FMRS</u>	VFP: Transfer Single to ARM register
<u>FMSR</u>	VFP: Transfer ARM register to Single
<u>FMUL</u>	VFP: Multiply
<u>FMRX</u>	VFP: Transfer VFP system register to ARM register
<u>FMSTAT</u>	VFP: Transfer FPSCR flags to CPSR
<u>FMXR</u>	VFP: Transfer ARM register to VFP system register
<u>FNEG</u>	VFP: Copy Negative [<i>like MVN</i>]
<u>FNMAC</u>	VFP: Multiply with Deduct
<u>FNMSC</u>	VFP: Multiply with Negate and Deduct
<u>FNMUL</u>	VFP: Negative Multiply
<u>FRD</u>	Fast reverse divide
<u>FSITO</u>	VFP: Signed Integer to Float
<u>FSQRT</u>	VFP: Square Root
<u>EST</u>	VFP: Save VFP registers
<u>ESTMDB</u>	VFP: Save multiple VFP registers, decr. before
<u>ESTMIA</u>	VFP: Save multiple VFP registers, incr. after
<u>FSUB</u>	VFP: Subtraction
<u>FTOSI</u>	VFP: Float to Signed Integer
<u>FTOUI</u>	VFP: Float to Unsigned Integer

<u>FUITO</u>	VFP: Unsigned Integer to Float
<u>LDC</u>	Load from memory to co-processor
<u>LDC2</u>	LDC, <i>non-conditional</i> so more co-processor commands possible
<u>LDF</u>	Load floating point value
<u>LDM</u>	Load multiple registers
<u>LDMIA</u>	Thumb: Load multiple registers
<u>LDR</u>	Load register (32 bit)
<u>LDR</u>	Thumb: Load register (32 bits?)
<u>LDRB</u>	Load byte (8 bit) into register
<u>LDRB</u>	Thumb: Load byte (8 bit) into register
<u>LDRH</u>	Load halfword (16 bit) into register
<u>LDRH</u>	Thumb: Load halfwit (boo!) into register
<u>LDRSB</u>	Load signed byte (sign + 7 bit) into register
<u>LDRSB</u>	Thumb: Load signed byte (sign + 7 bit) into register
<u>LDRSH</u>	Load signed halfword (sign + 15 bit) into register
<u>LDRSH</u>	Thumb: Load signed halfword (sign + 15 bit) into register
<u>LFM</u>	Load multiple floating point values
<u>LGN</u>	Logarithm to base e
<u>LOG</u>	Logarithm to base 10
<u>LSL</u>	Logical Shift Left
<u>LSR</u>	Logical Shift Right
<u>MCR</u>	Co-processor register transfer (ARM to co-processor)
<u>MCR2</u>	MCR, <i>non-conditional</i> so more co-processor commands possible
<u>MCRR</u>	MCR, with two registers transferred at one time
<u>MLA</u>	Multiply with Accumulate
<u>MNF</u>	Move negated
<u>MOV</u>	Move value/register into a register
<u>MOV</u>	Thumb: Move value/register into a register
<u>MRC</u>	Co-processor register transfer (co-processor to ARM)
<u>MRC2</u>	MRC, <i>non-conditional</i> so more co-processor commands possible
<u>MRRC</u>	MRC, with two registers transferred at one time
<u>MRS</u>	Move status flags to a register
<u>MSR</u>	Move contents of a register to the status flags
<u>MUF</u>	Multiply
<u>MUL</u>	Multiply
<u>MUL</u>	Thumb: Multiply
<u>MVF</u>	Move value/float register into a float register
<u>MVN</u>	Move negated
<u>MVN</u>	Thumb: Move negated
<u>NEG</u>	Thumb Negate
<u>NOP</u>	Thumb: No Operation
<u>NRM</u>	Normalise
<u>OPT</u>	Select assembly options
<u>ORR</u>	Logical OR
<u>ORR</u>	Thumb: Logical OR

<u>PLD</u>	PreLoaD
<u>POL</u>	Polar Angle
<u>POP</u>	Thumb: Pop registers from stack
<u>POW</u>	Power
<u>PUSH</u>	Thumb: Push registers onto stack
<u>QADD</u>	Add, saturating
<u>QDADD</u>	Add, double saturating
<u>QDSUB</u>	Subtract, double saturating
<u>QSUB</u>	Subtact, saturating
<u>RDF</u>	Reverse Divide
<u>RFC</u>	Read FP control register
<u>RFS</u>	Read FP status register
<u>RMF</u>	Remainder
<u>RND</u>	Round to integral value
<u>ROR</u>	Rotate Right
<u>RPW</u>	Reverse Power
<u>RRX</u>	Rotate Right with extend
<u>RSB</u>	Reverse Subtract
<u>RSC</u>	Reverse Subtract with Carry
<u>RSF</u>	Reverse Subtract
<u>SBC</u>	Subtract with Carry
<u>SBC</u>	Thumb: Subtract with Carry
<u>SFM</u>	Store Muplpe Floating point values
<u>SIN</u>	Sine
<u>SMLA</u>	Signed Multiply with Accumulate of 16 bit * 16 bit values
<u>SMLAL</u>	Signed Long (sign + 63 bit) Multiply with Accumulate
<u>SMLAL</u>	Signed Multiply with Accumulate of 16 bit * 16 bit values, result is sign extended to 32 bits, then added to a 64 bit value.
<u>SMLAW</u>	Signed Multiply with Accumulate of 32 bit * 16 bit values
<u>SMUL</u>	Signed Multiply of 16 bit * 16 bit values
<u>SMULL</u>	Signed Long (sign + 63 bit) Multiply
<u>SMULW</u>	Signed Multiply of 32 bit * 16 bit values
<u>SQT</u>	Square Root
<u>STC</u>	Co-processor data transfer
<u>STC2</u>	STC, <i>non-conditional</i> so more co-processor commands possible
<u>STF</u>	Store floating point value
<u>STM</u>	Store multiple registers
<u>STMIA</u>	Thumb: Store multiple registers
<u>STR</u>	Store a register (32 bit)
<u>STR</u>	Thumb: Store register (32 bit?)
<u>STRB</u>	Store a byte (8 bit) from a register
<u>STRB</u>	Thumb: Store byte (8 bit)
<u>STRH</u>	Store a halfword (16 bit) from a register
<u>STRH</u>	Thumb: Store halfword (16 bit)
<u>STRSB</u>	Store a signed byte (sign + 7 bit) from a register

<u>STRSH</u>	Store a signed half-word (sign + 15 bit) from a register
<u>SUB</u>	Subtract
<u>SUB</u>	Thumb: Subtract
<u>SUF</u>	Subtract
<u>SWI</u>	Cause a SoftWare Interrupt
<u>SWI</u>	Thumb: SoftWare Interrupt
<u>SWP</u>	Swap register with memory
<u>TAN</u>	Tangent
<u>TEQ</u>	Test Equivalence (notional EOR)
<u>TST</u>	Test bits (notional AND)
<u>TST</u>	Thumb: Test bits
<u>UMLAL</u>	Unsigned Long (64 bit) Multiply with Accumulate
<u>UMULL</u>	Unsigned Long (64 bit) Multiply
<u>URD</u>	Unnormalised round
<u>WFC</u>	Write FP control register
<u>WFS</u>	Write FP status register

Anonim.

<http://x86.renejeschke.de/>

Anonim.

<https://www.heyrick.co.uk/assembler/qfinder.html/index.html#02>