


TDA7442 TDA7442D

TONE CONTROL AND SURROUND DIGITALLY CONTROLLED AUDIO PROCESSOR

- **4 STEREO INPUTS**
- INPUT ATTENUATION CONTROL IN 0.5dB STEP
- TREBLE AND BASS CONTROL
- TWO SURROUND MODE AVAILABLE WITH 4 SELECTABLE RESPONSES:
 - MUSIC
 - SIMULATED STEREO
- TWO SPEAKER ATTENUATORS:
 - 2 INDEPENDENT SPEAKER CONTROLS IN 1dB STEPS FOR BALANCE FACILITY
 - INDEPENDENT MUTE FUNCTION
- ALL FUNCTIONS PROGRAMMABLE VIA SE-RIAL BUS
- 2 MONITOR OUTPUT (ONLY FOR TDA7442)



tions is accomplished by serial bus. The AC signal setting is obtained by resistor net-


works and switches combined with operational amplifiers.

Thanks to the BIPOLAR/CMOS Technology used, Low Distortion, Low Noise and DC stepping are obtained.

DESCRIPTION


The TDA7442/42D is volume tone (bass and treble) balance (Left/Right) processors for quality audio applications in TV and Hi-Fi systems. It reproduces surround sound by using a pro-

PIN CONNECTIONS




January 2001 1/16

BLOCK DIAGRAM (TDA7442)



BLOCK DIAGRAM (TDA7442D)



4

QUICK REFERENCE DATA

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vs	Supply Voltage	7	9	10.2	V
V_{CL}	Max. input signal handling	2			Vrms
THD	Total Harmonic Distortion V = 1Vrms f = 1KHz		0.01	0.1	%
S/N	Signal to Noise Ratio V out = 1Vrms (mode = OFF)		106		dB
S _C	Channel Separation f = 1KHz		90		dB
	Treble Control (2db step)	-14		+14	dB
	Bass Control (2dB step)	-14		+14	dB
	Balance Control 1dB step (Lch, Rch)	-79		0	dB
	Mute Attenuation		100		dB

THERMAL DATA

Symbol	Description	Value	Unit
R _{th j-pins}	Thermal Resistance Junction-pins Max.	85	°C/W

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Operating Supply Voltage	11	V
T _{amb}	Operating Ambient Temperature	-10 to 85	°C
T _{stg}	Storage Temperature Range	-55 to +150	°C

ELECTRICAL CHARACTERISTICS (refer to the test circuit T_{amb} = 25°C, V_S = 9V, R_L = 10K Ω , V_{in} = 1Vrms; R_G = 600 Ω , all controls flat (G = 0dB), Effect Ctrl = -6dB, MODE = OFF; f = 1KHz unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
SUPPLY						
Vs	Supply Voltage		7	9	10.2	V
Is	Supply Current		10	18	26	mA
SVR	Ripple Rejection	LCH / RCH out, Mode = OFF	60	80		dB
INPUT STA	AGE					
R _{IN}	Input Resistance		35	50	65	ΚΩ
V _{CL}	Clipping Level	THD = 0.3%	2	2.5		Vrms
C _{RANGE}	Control Range			31.5		dB
A _{VMIN}	Min. Attenuation		-1	0	1	dB
AVMAX	Max. Attenuation		31	31.5	32	dB
A _{STEP}	Step Resolution			0.5	1	dB
BASS CON	ITROL					
Gb	Control Range	Max. Boost/cut	<u>+</u> 11.5	<u>+</u> 14.0	<u>+</u> 16.0	dB
B _{STEP}	Step Resolution		1	2	3	dB
R _B	Internal Feedback Resistance		32	44	56	KΩ
TREBLE C	ONTROL					
Gt	Control Range	Max. Boost/cut	<u>+</u> 13.0	<u>+</u> 14.0	<u>+</u> 15.0	dB
T _{STEP}	Step Resolution		1	2	3	dB
EFFECT C	ONTROL					
C _{RANGE}	Control Range		- 21		- 6	dB
S _{STEP}	Step Resolution		0.5	1	1.5	dB
SURROUN	D SOUND MATRIX PHASE					
R _{PS10}	Phase Shifter 1: D1 = 0, D0 = 0		8.3	11.8	15.2	ΚΩ
R _{PS11}	Phase Shifter 1: D1 = 0, D0 = 1		10	14.1	18.3	ΚΩ
R _{PS12}	Phase Shifter 1: D1 = 1, D0 = 0		12.6	17.9	23.3	ΚΩ
R _{PS13}	Phase Shifter 1: D1 = 1, D0 = 1		26.4	37.3	48.85	ΚΩ

SURROUND SOUND MATRIX

TEST CONDITION (Phase Resistor Selection D0=0, D1=1, D2=0. D3=1, D4=0, D5=1, D6=0, D7=1

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
G _{OFF}	In-phase Gain (OFF)	Mode OFF, Input signal of 1kHz, 1.4 V_{p-p} , $R_{in} \rightarrow R_{out}$ $L_{in} \rightarrow L_{out}$	-1	0	1	dB
D _{GOFF}	LR In-phase Gain Difference (OFF)	$\begin{array}{l} \text{Mode OFF, Input signal of} \\ \text{1kHz, 1.4 V}_{\text{p-p}} \\ \text{R}_{\text{in}} \rightarrow \text{R}_{\text{out}}, \text{L}_{\text{in}} \rightarrow \text{L}_{\text{out}} \end{array}$	-1	0	1	dB
G _{MUS}	In-phase Gain (Music)	Music mode, Effect Ctrl = -6dB Input signal of 1kHz, 1.4 V_{p-p} ($R_{in} \rightarrow R_{out}$), ($L_{in} \rightarrow L_{out}$)		7		dB
D _{GMUS}	LR In-phase Gain Difference (Music)	Music mode, Effect Ctrl = -6dB Input signal of 1kHz, 1.4 V_{p-p} ($R_{in} \rightarrow R_{out}$) - ($L_{in} \rightarrow L_{out}$)		0		dB

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
SPEAKER	ATTENUATORS					
Crange	Control Range			79		dB
S _{STEP}	Step Resolution		-0.5	1	1.5	dB
E _A	Attenuation set error	Av = 0 to -20dB	-1.5	0	1.5	dB
		Av = -20 to -79 dB	-3	0	2	dB
V_{DC}	DC Steps	-3	0	3	mV	
A _{MUTE}	Output Mute Condition		+70	100		dB
R _{VEA}	Input Impedance		21	30	39	ΚΩ
AUDIO OU	TPUTS					
N _{O(OFF)}	Output Noise (OFF)	Output Mute, Flat B _W = 20Hz to 20KHz		4 5		μVrms μVrms
N _{O(MUS)}	Output Noise (Music)	Mode = Music , B _W = 20Hz to 20KHz,		30		mVrms
N _O (PSEUDO)	Output Noise (Pseudo Stereo)	Mode = Pseudo Stereo B _W = 20Hz to 20KHz,		30		mVrms
d	Distorsion	Av = 0 ; V _{in} = 1Vrms		0.01	0.1	%
S _C	Channel Separation		70	90		dB
V _{OCL}	Clipping Level	d = 0.3%	2	2.5		Vrms
Rout	Output Resistance		10	30	50	Ω
V _{OUT}	DC Voltage Level			3.8		V
MONITOR	OUTPUTS					
d	Distorsion	Av = 0 ; V _{in} = 1Vrms		0.01	0.1	%
Sc	Channel Separation		70	90		dB
V _{OCL}	Clipping Level	d = 0.3%	2	2.5		Vrms
R _{OUT}	Output Resistance		20	50	70	Ω
V _{OUT}	DC Voltage Level			4.5		V
BUS INPU	ΓS					
V _{IL}	Input Low Voltage				1	V
V _{IH}	Input High Voltage		3			V
I _{IN}	Input Current		-5		+5	μΑ
Vo	Output Voltage SDA Acknowledge	I _O = 1.6mA			0.4	V

1²C BUS INTERFACE

Data transmission from microprocessor to the TDA7442D and viceversa takes place through the 2 wires I²C BUS interface, consisting of the two lines SDA and SCL (pull-up resistors to positive supply voltage must be connected).

Data Validity

As shown in fig. 3, the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW

Start and Stop Conditions

As shown in fig.4 a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH.

Byte Format

Every byte transferred on the SDA line must contain 8 bits. Each byte must be followed by an ac-

Figure 3: Data Validity on the I²CBUS

knowledge bit. The MSB is transferred first.

Acknowledge

The master (μ P) puts a resistive HIGH level on the SDA line during the acknowledge clock pulse (see fig. 5). The peripheral (audioprocessor) that acknowledges has to pull-down (LOW) the SDA line during this clock pulse.

The audioprocessor which has been addressed has to generate an acknowledge after the reception of each byte, otherwise the SDA line remains at the HIGH level during the ninth clock pulse time. In this case the master transmitter can generate the STOP information in order to abort the transfer.

Transmission without Acknowledge

Avoiding to detect the acknowledge of the audio-processor, the μP can use a simpler transmission: simply it waits one clock without checking the slave acknowledging, and sends the new data.

This approach of course is less protected from misworking.




Figure 4: Timing Diagram of I²CBUS





Figure 5: Acknowledge on the I²CBUS



SOFTWARE SPECIFICATION


Interface Protocol

The interface protocol comprises:

- A start condition (S)
- A chip address byte, containing the TDA7442D

address

- A subaddress bytes
- A sequence of data (N byte + achnowledge)
- A stop condition (P)



D95AU226A

ACK = Achnowledge

S = Start

P = Stop

A = Address


B = Auto Increment

EXAMPLES

No Incremental Bus

The TDA7442D receives a start condition, the

correct chip address, a subaddress with the MSB = 0 (no incremental bus), N-datas (all these datas concern the subaddress selected), a stop condition.




Incremental Bus

The TDA7442D receive s a start condition, the correct chip address, a subaddress with the MSB = 1 (incremental bus): now it is in a loop condition with an autoincrease of the subaddress whereas

SUBADDRESS from "1XXX1010" to "1XXX1111" of DATA are ignored.

The DATA 1 concern the subaddress sent, and the DATA 2 concern the subaddress sent plus one in the loop etc, and at the end it receivers the stop condition.



D95AU307

DATA BYTES

Address = 80(HEX)

FUNCTION SELECTION:

The first byte (subaddress)

MSB							LSB	SUBADDRESS
D7	D6	D5	D4	D3	D2	D1	D0	
В	Х	Х	Х	0	0	0	0	INPUT ATTENUATION
В	Х	X	Х	0	0	0	1	SURROUND & OUT & EFFECT CONTROL
В	X	X	Х	0	0	1	0	PHASE RESISTOR
В	X	X	Х	0	0	1	1	BASS
В	X	Х	Х	0	1	0	0	TREBLE
В	X	X	Χ	0	1	0	1	SPEAKER ATTENUATION "L"
В	X	X	X	0	1	1	0	SPEAKER ATTENUATION "R"
В	X	X	Χ	0	1	1	1	NOT ALLOWED
В	X	Χ	X	1	0	0	0	NOT ALLOWED
В	Х	Х	Х	1	0	0	1	INPUT MULTIPLEXER

B = 1 incremental bus; active

B = 0 no incremental bus;

X = indifferent 0,1

INPUT ATTENUATION SELECTION

MSB							LSB	INPUT ATTENUATION
D7	D6	D5	D4	D3	D2	D1	D0	0.5 dB STEPS
	1				0	0	0	0
	1				0	0	1	-0.5
	1				0	1	0	-1
	1				0	1	1	-1.5
	1				1	0	0	-2
	1				1	0	1	-2.5
	1				1	1	0	-3
	1				1	1	1	-3.5
								4 dB STEPS
	1	0	0	0				0
	1	0	0	1				-4
	1	0	1	0				-8
	1	0	1	1				-12
	1	1	0	0				-16
	1	1	0	1				-20
	1	1	1	0				-24
	1	1	1	1				-28

INPUT ATTENUATION = $0 \sim -31.5 dB$

SURROUND SELECTION

MSB							LSB	
D7	D6	D5	D4	D3	D2	D1	D0	SURROUND MODE
						0	0	SIMULATED STEREO
						0	1	MUSIC
						1	0	OFF
								OUT
					0			VAR
					1			FIX
								EFFECT CONTROL
	0	0	0	0				-6
	0	0	0	1				-7
	0	0	1	0				-8
	0	0	1	1				-9
	0	1	0	0				-10
	0	1	0	1				-11
	0	1	1	0				-12
	0	1	1	1				-13
	1	0	0	0				-14
	1	0	0	1				-15
	1	0	1	0				-16
	1	0	1	1				-17
	1	1	0	0				-18
	1	1	0	1				-19
	1	1	1	0				-20
	1	1	1	1				-21
HASE F	RESISTO	R SELEC	TION					
MSB							LSB	SURROUND PHASE RESISTOR
D7	D6	D5	D4	D3	D2	D1	D0	PHASE SHIFT 1 (KΩ)
						0	0	12
						0	1	14
						1	0	18
						1	1	37

SB							LSB	BASS
D7	D6	D5	D4	D3	D2	D1	D0	2 dB STEPS
Χ	Х	Х	1	0	0	0	0	-14
Χ	Χ	Х	1	0	0	0	1	-12
Χ	Χ	Х	1	0	0	1	0	-10
Χ	Χ	Х	1	0	0	1	1	-8
Χ	X	Х	1	0	1	0	0	-6
Χ	X	X	1	0	1	0	1	-4
Χ	Х	Х	1	0	1	1	0	-2
Χ	Х	X	1	0	1	1	1	0
Χ	Х	Х	1	1	1	1	1	0
Х	Х	Х	1	1	1	1	0	2
Х	Х	Х	1	1	1	0	1	4
Χ	Х	Х	1	1	1	0	0	6
Χ	Х	Х	1	1	0	1	1	8
Χ	Х	Х	1	1	0	1	0	10
Χ	Х	Х	1	1	0	0	1	12
Χ	Х	X	1	1	0	0	0	14
EAKE	R SELEC	TION						
MSB							LSB	SPEAKER/ATT
D7	D6	D5	D4	D3	D2	D1	D0	1 dB STEPS
Χ					0	0	0	0
Χ					0	0	1	-1
Χ					0	1	0	-2
Χ					0	1	1	-3
Χ					1	0	0	-4
Χ					1	0	1	-5
Χ					1	1	0	-6
Χ					1	1	1	-7
								8 dB STEPS
	1 _ '							
Χ	0	0	0	0				0
X X	0	0	0	0				-8
X X	1							
Χ	0	0	0	1				-8
X X	0	0	0	1 0				-8 -16
X X X	0 0 0	0 0 0	0 1 1	1 0 1				-8 -16 -24
X X X	0 0 0 0	0 0 0 1	0 1 1 0	1 0 1 0				-8 -16 -24 -32
X X X X	0 0 0 0	0 0 0 1	0 1 1 0 0	1 0 1 0				-8 -16 -24 -32 -40
X X X X X	0 0 0 0 0	0 0 0 1 1	0 1 1 0 0	1 0 1 0 1 0				-8 -16 -24 -32 -40 -48
X X X X X X	0 0 0 0 0 0	0 0 0 1 1 1	0 1 1 0 0 1 1	1 0 1 0 1 0				-8 -16 -24 -32 -40 -48 -56
X X X X X X	0 0 0 0 0 0 0	0 0 0 1 1 1 1 0	0 1 1 0 0 1 1 1	1 0 1 0 1 0 1 0				-8 -16 -24 -32 -40 -48 -56


X = INDIFFERENT 0,1 SPEAKER ATTENUATION = 0dB ~ -79dB

TREBLE	SELECT	ION						
MSB							LSB	TREBLE
D7	D6	D5	D4	D3	D2	D1	D0	2 dB STEPS
0	0	0	0	1	1	1	0	-14
0	0	0	1	1	1	1	0	-12
0	0	1	0	1	1	1	0	-10
0	0	1	1	1	1	1	0	-8
0	1	0	0	1	1	1	0	-6
0	1	0	1	1	1	1	0	-4
0	1	1	0	1	1	1	0	-2
0	1	1	1	1	1	1	0	0
1	1	1	1	1	1	1	0	0
1	1	1	0	1	1	1	0	2
1	1	0	1	1	1	1	0	4
1	1	0	0	1	1	1	0	6
1	0	1	1	1	1	1	0	8
1	0	1	0	1	1	1	0	10
1	0	0	1	1	1	1	0	12
1	0	0	0	1	1	1	0	14


INPUT S	INPUT SELECTION												
MSB				LSB									
D7	D6	D5	D4	D3	D2	D1	D0	INPUT MULTIPLEXER					
Х					0	0	0	IN2					
Х					0	1	0	IN3					
Х					1	0	0	IN4					
Х					1	1	0	IN1					

POWER ON RESET						
BASS	2dB					
TREBLE	0dB					
SURROUND & OUT CONTROL+ EFFECT CONTROL	OFF + FIX + MAX ATTENUATION					
SPEAKER ATTENUATION L &R	MUTE					
INPUT ATTENUATION	MAX ATTENUATION					
INPUT	IN1					


PIN: TREBLE-L, TREBLE-R




PIN: VOUT REF




PIN: L-IN, R-IN, L-IN2, R-IN2, L-IN3, R-IN3, L-IN4, R-IN4,




PIN: CREF




PIN: SCL, SDA




PIN: LP




PIN: L-OUT, R-OUT



PIN: BASS-LI, BASS-RI





PIN: BASS-LO, BASS-RO



DIM.	mm		inch			
2	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α			2.65			0.104
a1	0.1		0.3	0.004		0.012
b	0.35		0.49	0.014		0.019
b1	0.23		0.32	0.009		0.013
С		0.5			0.020	
с1	45° (typ.)					
D	17.7		18.1	0.697		0.713
Е	10		10.65	0.394		0.419
е		1.27			0.050	
е3		16.51			0.65	
F	7.4		7.6	0.291		0.299
L	0.4		1.27	0.016		0.050
S	8 ° (max.)					


OUTLINE AND MECHANICAL DATA






DIM.	mm		inch			
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α	3.556	3.759	5.080	0.14	0.147	0.2
A1	0.508			0.020		
A2	3.048	3.556	4.572	0.12	0.14	0.18
В	0.356	0.457	0.584	0.014	0.018	0.023
B1	0.762	1.016	1.397	0.03	0.04	0.055
С	0.203	0.254	0.356	0.008	0.01	0.014
D	27.43	27.94	28.45	1.08	1.1	1.12
Е	9.906	10.41	11.05	0.39	0.409	0.433
E1	7.620	8.890	9.398	0.3	0.35	0.37
е		1.778			0.070	
eA		10.16			0.400	
eB			12.70			0.500
L	2.540	3.048	3.810	0.1	0.12	0.15

OUTLINE AND MECHANICAL DATA



(Shrink Plastic Dip 32L)



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics © 2001 STMicroelectronics – Printed in Italy – All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

http://www.st.com

4