Nama : Aviza Ayuni Wulan

NIM : L200180187

Kelas : F

Percobaan 1




UNTITLED - Proteus 8 Professional - Schematic Capture
File Edit View Tool Design Graph Debug Library Template System Help
Home Page
Schematic Capture
TERMINALS
DEFAULT
INPUT
OUTPUT
BIDIR
POWER
GROUND
BUS
B
0
A
1
SW1
SW-SPDT
U1
AND_3
SW2
SW-SPDT
U3
F
0
OR
U2
SW3
SW-SPDT
AND
C
0
2 Message(s)
ANIMATING: 00:10:56.150000 (CPU load 0%)
-4800.0
+1600.0
7:15 PM
29-Mar-19


UNTITLED - Proteus 8 Professional - Schematic Capture
File Edit View Tool Design Graph Debug Library Template System Help
Home Page
Schematic Capture
TERMINALS
DEFAULT
INPUT
OUTPUT
BIDIR
POWER
GROUND
BUS
B
1
A
0
SW1
SW-SPDT
U1
AND_3
SW2
SW-SPDT
U3
F
0
OR
U2
SW3
SW-SPDT
AND
C
0
2 Message(s)
ANIMATING: 00:11:08.100000 (CPU load 0%)
-4700.0
+1200.0
7:16 PM
29-Mar-19


UNTITLED - Proteus 8 Professional - Schematic Capture
File Edit View Tool Design Graph Debug Library Template System Help
Home Page
Schematic Capture
TERMINALS
DEFAULT
INPUT
OUTPUT
BIDIR
POWER
GROUND
BUS
B
1
A
1
SW1
SW-SPDT
U1
AND_3
SW2
SW-SPDT
U3
F
0
OR
U2
SW3
SW-SPDT
AND
C
0
2 Message(s)
ANIMATING: 00:11:13.800000 (CPU load 0%)
-4700.0
+1700.0
7:16 PM
29-Mar-19


UNTITLED - Proteus 8 Professional - Schematic Capture
File Edit View Tool Design Graph Debug Library Template System Help
Home Page
Schematic Capture
TERMINALS
DEFAULT
INPUT
OUTPUT
BIDIR
POWER
GROUND
BUS
B
0
A
0
SW1
SW-SPDT
U1
AND_3
SW2
SW-SPDT
U3
F
0
OR
U2
SW3
SW-SPDT
AND
C
1
2 Message(s)
ANIMATING: 00:11:23.000000 (CPU load 0%)
-4800.0
+300.0
7:16 PM
29-Mar-19


UNTITLED - Proteus 8 Professional - Schematic Capture
File Edit View Tool Design Graph Debug Library Template System Help
Home Page
Schematic Capture
TERMINALS
DEFAULT
INPUT
OUTPUT
BIDIR
POWER
GROUND
BUS
B
0
A
1
SW1
SW-SPDT
U1
AND_3
SW2
SW-SPDT
U3
F
1
OR
U2
SW3
SW-SPDT
AND
C
1
2 Message(s)
ANIMATING: 00:11:28.950000 (CPU load 0%)
-4600.0
+1800.0
7:16 PM
29-Mar-19


UNTITLED - Proteus 8 Professional - Schematic Capture
File Edit View Tool Design Graph Debug Library Template System Help
Home Page
Schematic Capture
TERMINALS
DEFAULT
INPUT
OUTPUT
BIDIR
POWER
GROUND
BUS
B
1
A
0
SW1
SW-SPDT
U1
AND_3
SW2
SW-SPDT
U3
F
0
OR
U2
SW3
SW-SPDT
AND
C
1
2 Message(s)
ANIMATING: 00:13:51.650000 (CPU load 0%)
-4600.0
+1500.0
7:19 PM
29-Mar-19



Isi titik-titik dalam tabel!

A	B	C	F
0	0	0	0
1	0	0	0
0	1	0	0
1	1	0	0
0	0	1	0
1	0	1	1
0	1	1	0
1	1	1	1

d) Isi titik-titik dalam karnaugh map

		AB			
		00	01	11	10
C	0	0	0	0	0
	1	0	0	1	1

e) Sederhanakan Fungsi boolean berdasarkan karnaugh map :

F = AC

f) Buat kombinasi gerbang logika berdasarkan fungsi boolean baru anda! Gambar gerbang logika dalam kotak dibawah!



Percobaan 2


UNTITLED - Proteus 8 Professional - Schematic Capture
File Edit View Tool Design Graph Debug Library Template System Help
Home Page
Schematic Capture
TERMINALS
DEFAULT
INPUT
OUTPUT
BIDIR
POWER
GROUND
BUS
SW4
SW-SPDT
SW5
SW-SPDT
SW6
SW-SPDT
B
0
A
0
C
0
U4
OR
U5
OR
U6
AND
F
0
2 Message(s)
ANIMATING: 00:00:01.600000 (CPU load 0%)
-4600.0
-3700.0
7:35 PM
29-Mar-19


UNTITLED - Proteus 8 Professional - Schematic Capture
File Edit View Tool Design Graph Debug Library Template System Help
Home Page
Schematic Capture
TERMINALS
DEFAULT
INPUT
OUTPUT
BIDIR
POWER
GROUND
BUS
SW4
SW-SPDT
SW5
SW-SPDT
SW6
SW-SPDT
B
0
A
1
C
0
U4
OR
U5
OR
U6
AND
F
1
2 Message(s)
ANIMATING: 00:00:11.050000 (CPU load 0%)
-4400.0
-1700.0
7:36 PM
29-Mar-19


UNTITLED - Proteus 8 Professional - Schematic Capture
File Edit View Tool Design Graph Debug Library Template System Help
Home Page
Schematic Capture
TERMINALS
DEFAULT
INPUT
OUTPUT
BIDIR
POWER
GROUND
BUS
SW4
SW-SPDT
SW5
SW-SPDT
SW6
SW-SPDT
B
1
A
0
U4
OR
U5
OR
U6
AND
F
0
C
0
2 Message(s)
ANIMATING: 00:01:22.400000 (CPU load 0%)
-3400.0
-1200.0
7:37 PM
29-Mar-19


UNTITLED - Proteus 8 Professional - Schematic Capture
File Edit View Tool Design Graph Debug Library Template System Help
Home Page
Schematic Capture
TERMINALS
DEFAULT
INPUT
OUTPUT
BIDIR
POWER
GROUND
BUS
SW4
SW-SPDT
SW5
SW-SPDT
SW6
SW-SPDT
B
1
A
1
U4
OR
U5
OR
U6
AND
F
1
C
0
2 Message(s)
ANIMATING: 00:01:42.950000 (CPU load 0%)
-3400.0
-1100.0
7:38 PM
29-Mar-19


UNTITLED - Proteus 8 Professional - Schematic Capture
File Edit View Tool Design Graph Debug Library Template System Help
Home Page
Schematic Capture
TERMINALS
DEFAULT
INPUT
OUTPUT
BIDIR
POWER
GROUND
BUS
SW4
SW-SPDT
SW5
SW-SPDT
SW6
SW-SPDT
B
0
A
0
C
1
U4
OR
U5
OR
U6
AND
F
0
2 Message(s)
ANIMATING: 00:02:00.500000 (CPU load 0%)
-4400.0
-1500.0
7:38 PM
29-Mar-19


UNTITLED - Proteus 8 Professional - Schematic Capture
File Edit View Tool Design Graph Debug Library Template System Help
Home Page
Schematic Capture
TERMINALS
DEFAULT
INPUT
OUTPUT
BIDIR
POWER
GROUND
BUS
SW4
SW-SPDT
SW5
SW-SPDT
SW6
SW-SPDT
B
0
A
1
C
1
U4
OR
U5
OR
U6
AND
F
1
2 Message(s)
ANIMATING: 00:02:07.200000 (CPU load 0%)
-4500.0
-1300.0
7:38 PM
29-Mar-19


UNTITLED - Proteus 8 Professional - Schematic Capture
File Edit View Tool Design Graph Debug Library Template System Help
Home Page
Schematic Capture
TERMINALS
DEFAULT
INPUT
OUTPUT
BIDIR
POWER
GROUND
BUS
SW4
SW-SPDT
SW5
SW-SPDT
SW6
SW-SPDT
B
A
C
U4
OR
U5
OR
U6
AND
F
2 Message(s)
ANIMATING: 00:02:13.100000 (CPU load 0%)
-4200.0
-1400.0
7:38 PM
29-Mar-19


UNTITLED - Proteus 8 Professional - Schematic Capture
File Edit View Tool Design Graph Debug Library Template System Help
Home Page
Schematic Capture
TERMINALS
DEFAULT
INPUT
OUTPUT
BIDIR
POWER
GROUND
BUS
SW4
SW-SPDT
SW5
SW-SPDT
SW6
SW-SPDT
B
A
C
U4
OR
U5
OR
U6
AND
F
2 Message(s)
ANIMATING: 00:02:20.250000 (CPU load 0%)
-4500.0
-1400.0
7:38 PM
29-Mar-19

Isi titik-titik dalam tabel keb

A	B	C	F
0	0	0	0
1	0	0	1
0	1	0	0
1	1	0	1
0	0	1	0
1	0	1	1
0	1	1	1
1	1	1	1

4. Isi titik-titik dalam karnaugh map

		AB			
		00	01	11	10
C	0	0	0	1	1
	1	0	1	1	1

→ A

↓ BC

5. Sederhanakan Fungsi boolean berdasarkan karnaugh map :

F = A + BC

6. Buat kombinasi gerbang logika berdasarkan fungsi boolean baru anda! gambar gerbang logika dalam kotak dibawah!



Percobaan 3


New Project - Proteus 8 Professional - Schematic Capture
File Edit View Tool Design Graph Debug Library Template System Help
Schematic Capture
TERMINALS
DEFAULT
INPUT
OUTPUT
BIDIR
POWER
GROUND
BUS
SW1
SW2
SW3
SW-SPDT
U1
U2
NOT
U3
U4
U5
U6
AND
U7
OR_4
A
B
C
F
2 Message(s)
ANIMATING: 00:00:34.950000 (CPU load 0%)
-3400.0
+2900.0
8:13 PM
29-Mar-19


New Project - Proteus 8 Professional - Schematic Capture
File Edit View Tool Design Graph Debug Library Template System Help
Schematic Capture
TERMINALS
DEFAULT
INPUT
OUTPUT
BIDIR
POWER
GROUND
BUS
SW1
SW2
SW3
SW-SPDT
U1
U2
NOT
U3
U4
U5
U6
AND
U7
OR_4
A
B
C
F
2 Message(s)
ANIMATING: 00:00:37.750000 (CPU load 0%)
-4300.0
+2800.0
8:13 PM
29-Mar-19


New Project - Proteus 8 Professional - Schematic Capture
File Edit View Tool Design Graph Debug Library Template System Help
Schematic Capture
TERMINALS
DEFAULT
INPUT
OUTPUT
BIDIR
POWER
GROUND
BUS
SW1
SW2
SW3
SW-SPDT
U1
U2
NOT
U3
U4
U5
U6
AND
U7
OR_4
A
B
C
F
2 Message(s)
ANIMATING: 00:00:45.350000 (CPU load 0%)
-4600.0
+1700.0
8:13 PM
29-Mar-19


New Project - Proteus 8 Professional - Schematic Capture
File Edit View Tool Design Graph Debug Library Template System Help
Schematic Capture
TERMINALS
DEFAULT
INPUT
OUTPUT
BIDIR
POWER
GROUND
BUS
SW1
SW2
SW3
SW-SPDT
U1
U2
NOT
U3
U4
U5
U6
AND
U7
OR_4
A
B
C
F
2 Message(s)
ANIMATING: 00:00:52.500000 (CPU load 0%)
-4400.0
+2600.0
8:13 PM
29-Mar-19


New Project - Proteus 8 Professional - Schematic Capture
File Edit View Tool Design Graph Debug Library Template System Help
Schematic Capture
TERMINALS
DEFAULT
INPUT
OUTPUT
BIDIR
POWER
GROUND
BUS
SW1
SW2
SW3
SW-SPDT
U1
U2
NOT
U3
U4
U5
U6
AND
U7
OR_4
A
B
C
F
2 Message(s)
ANIMATING: 00:00:59.450000 (CPU load 0%)
-4200.0
+1100.0
8:13 PM
29-Mar-19


New Project - Proteus 8 Professional - Schematic Capture
File Edit View Tool Design Graph Debug Library Template System Help
Schematic Capture
TERMINALS
DEFAULT
INPUT
OUTPUT
BIDIR
POWER
GROUND
BUS
SW1
SW2
SW3
SW-SPDT
U1
U2
NOT
U3
U4
U5
U6
AND
U7
OR_4
A
B
C
F
2 Message(s)
ANIMATING: 00:01:05.650000 (CPU load 0%)
-4200.0
+2600.0
8:14 PM
29-Mar-19


New Project - Proteus 8 Professional - Schematic Capture
File Edit View Tool Design Graph Debug Library Template System Help
Schematic Capture
TERMINALS
DEFAULT
INPUT
OUTPUT
BIDIR
POWER
GROUND
BUS
SW1
SW2
SW3
SW-SPDT
U1
U2
NOT
U3
U4
U5
U6
AND
U7
OR_4
A
B
C
F
2 Message(s)
ANIMATING: 00:01:11.900000 (CPU load 0%)
-4500.0
+1700.0
8:14 PM
29-Mar-19


New Project - Proteus 8 Professional - Schematic Capture
File Edit View Tool Design Graph Debug Library Template System Help
Schematic Capture
TERMINALS
DEFAULT
INPUT
OUTPUT
BIDIR
POWER
GROUND
BUS
SW1
SW2
SW3
SW-SPDT
U1
U2
NOT
U3
U4
U5
U6
AND
U7
OR_4
A
B
C
F
2 Message(s)
ANIMATING: 00:01:29.550000 (CPU load 0%)
-4300.0
+2600.0
8:14 PM
29-Mar-19

. Isi titik-titik dalam tabel kebe

A	B	C	F
0	0	0	0
1	0	0	0
0	1	0	1
1	1	0	1
0	0	1	1
1	0	1	1
0	1	1	1

1	1	1	1

4. Isi titik-titik dalam karnaugh map

		AB			
		00	01	11	10
C	0	0	1	1	0
	1	1	1	1	1

→ C

↓ B

5. Sederhanakan Fungsi boolean berdasarkan karnaugh map :

F = B + C

6. Buat kombinasi gerbang logika baru! Gambar dalam kotak dibawah ini!