LAB WORK

DIGITAL SYSTEM

SEMESTER GENAP

Disusun oleh:

Aulia Septianingrum Revyana Nurcahyani

L200183070

PROGRAM STUDI INFORMATIKA

FAKULTAS KOMUNIKASI DAN INFORMATIKA

MUHAMMADIYAH UNIVERSITY OF SURAKARTA

1 . Create a logic gate combination as show in figure below !



a . The truth table

X	Y	L_1
0	0	0
1	0	1
0	1	0
1	1	1

b. Time diagram



c. Boolean function

$$\overline{(X + \overline{Y}) + \overline{A}}$$

2. Create the logic gate circuit based on the following Boolean function !

$$F = \overline{(A \cdot B + C)} + \overline{(D \cdot E)}$$