LAB WORK

DIGITAL SYSTEM

SEMESTER GENAP



Disusun oleh:

Aulia Septianingrum Revyana Nurcahyani

L200183070

PROGRAM STUDI INFORMATIKA

FAKULTAS KOMUNIKASI DAN INFORMATIKA

MUHAMMADIYAH UNIVERSITY OF SURAKARTA


0 1	1	X
1 0	X	1
1 1	X	0

	0	0
0	1	1
1	0	1
1	1	0

GIATAN PRAKTIKUM

percobaan 1. Membuat Counter JK-FF

Buat kombinasi flip-flop JK seperti pada gambar!




Simulasikan rangkaian anda!

Klik pada switch berdasarkan pada tabel dan isi kolom kosong pada tabel!

	- 11	NPUT	116	OUT	PUT		
	CLEAR	JK	CLK	Α	В	С	D
1	1	1	0	0	0	0	0
	1	1	1	0	0	0	0
3	1	1	0	0	0	0	1
4	1	1	1	0	0	0	1
5	1	1	0	0	0	1	0
6	1	1	1	0	0	1	0
7	1	1	0	0	0	1	1
8	1	1	1	0	0	1.	1
9	1	1	0	10	1	0	0
9	1	1		10	10.00		

JIOIII	House								-
10	1	1	1	0			0	0	
-	1	1	0	0			0	-	
11	1	1	1	0	-	1	0	1	
12	1	1	1	1	+	1	-	to	
13	1	1	0	0		1	1	10	-
14	1	1	1	0	1	1	1	1	4
	1	0	0	10		1	1	1	1
15	1		1	13	1	1	1	1	0 1
16	1	0	1	V	-	1	1		1
17	1	1	0	0		1	1	-	1
	1	1	1	10		1	1		1
18	1	+	0	10		0	10		0
19	0	1	1	1	^	0	1	2	0
20	0	1	1	1	U	10		-	_
20									



Klik pada switch berdasarkan pada tabel dan isi kolom kosong pada tabel!

	IN	PUT		OUT	PUT	
	JK	CLK	A	В	С	D
1	1	0	0	0	0	0
2	1	1	0	0	0	U
3	1	0	0	0	0	1
4	1	1	0	0	0	1
5	1	0	0	0	-	7
6	1	1	0	0	1	1
7	1	0	0	0	1	1
8	1	1	0	0	-	0
9	1	0	0	1	0	0
10	1	1	0	-	0	1
11	1	0	0	-	1	T
12	1	1	0			1

1	0	0	1	1	0
13 1	1	0		1	0
14 1	0	D	1	1	i
15 1	1	0	1	1	(
16	0	1	0	0	0
17	1	(0	0	0
18 1	0	1	0	0	1
19 1	1	1	0	0	1
20 1	0	0	0	0	0
21 0	1	0	0	0	0
23 1	0	0	0	0	0
22 0 23 1 24 1	1	0	0	0	0
				18	1100


Klik pada switch berdasarkan pada tabel dan isi kolom kosong pada tabel!

Kesimpulan:

Saat	JK	- 1	C	.1k =	1	melka aleun menyimpan vanabel s	11.
				011		VISION VIIII Don logo to and the second	bimnye
	Jk	= ()	CIK	=	maka hasilnya O	
					• • • •	-	

Percobaan 3. Membuat Register JK-FF

Buat kombinasi flip-flop JK seperti pada gambar!



2. Simulasikan rangkaian anda!

Klik pada switch berdasarkan pada tabel dan isi kolom kosong pada tabel

		1				n	C	D
		CLR	JK	CLK	A	В	-10	0
	1	0	X	-	0	0	0	0
	1	1	1	-	0	0	0	1)
	2	1	1	1	0	0	0	1
	3	1	1	1	0	0	A	1
	4	1	1	2	1	U.	40	1
	5	1	1	3	0	1	1	1
	6	1	0	4		1	1	1
	7	1	0	5	1	1	U	0
	-	1		6	1	0	0	0
	8	1	0	-	17	n	0	0
	9	1	0	7	Y	10	n	10
1	10	1	0	8	0	0	10	
	BERTHAD	The second secon	1000					

	2 0 0 0 0
1 1 0	9 0 0 6 1 10 0 0 C 0
1 0	11 0 0 0
1 1 0	13 0 0 0 0
15 16	
Kesimpulan :	
) 1/10 W	selanga 1 reset
Selama 1)	faiel! pertilieran men juka 2x klik.
and an	facat per riceran men jika 2x klik.
COLUM	kelvananya 1 mula dapat mengluhng faid! Perhikewan mlen jika 2x klik 0 jk 0 jadl 0
Coper	Jan Jan O
catatan:	1. January deservated membrat country day register your membrate
Flip-flop ada	ah elemen dasar untuk membuat <u>counter</u> dan <u>register</u> , yang merupakan puilding block sangat penting pada sistem elektronik digital yang digunakan
dalam sistem	
daram sistem	Compared.
	Gemont S.1. Reegkalan decode 3 ke 5 in tersebut di-decode menjah 8 ontput Setten derput menyadan kananan an tersebut di-decode menjah 8 ontput Setten derput menyadan kananan antersebut di-decode menjah 8 ontput Setten den han keput din maning

- All Outputs Are High for Invalid Input Conditions
- Also for Application as 4-Line-to-16-Line Decoders 3-Line-to-8-Line Decoders
- Diode-Clamped Inputs

	TYPICAL	TYPICAL
TYPES	POWER	PROPAGATION
	DISSIPATION	DELAYS
'42A	140 mW	17 ns
'LS42	35 mW	17 ns

description


These monolithic BCD-to-decimal decoders consist of eight inverters and ten four-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of valid input logic ensures that all outputs remain off for all invalid input conditions.

The '42A and 'LS42 feature inputs and outputs that are compatible for use with most TTL and other saturated low-level logic circuits. DC noise margins are typically one volt.


The SN5442A and SN54LS42 are characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to $125\,^{\circ}\text{C}$. The SN7442A and SN74LS42 are characterized for operation from $0\,^{\circ}\text{C}$ to $70\,^{\circ}\text{C}$.

SN5442A, SN54LS42 . . . J OR W PACKAGE SN7442A . . . N PACKAGE SN74LS42 . . . D OR N PACKAGE

(TOP VIEW)




SN54LS42 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection

logic symbol†




[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


logic diagram (positive logic)





Pin numbers shown are for D, J, N, and W packages.

schematics of inputs and outputs









FUNCTION TABLE

		BCD INPUT						DEC	MAL (DUTPU	T			
NO.	D	С	В	Α	0	1	2	3	4	5	6	7	8	9
0	L	L	L	L	L	Н	Н	Н	Н	Н	Н	н	Н	Н
1	L	L	L	н	Н	L	н	н	н	Н	н	н	Н	Н
2	L	L	н	L	н	н	L	н	н	H	Н	н	Н	H
3	L	L	н	н	н	н	н	L	Н	Н	Н	н	Н	H
4	L	н	L	L	н	н	Н	Н	L	Н	Н	Н	Н	١
5	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	-
6	L	Н	н	L	Н	Н	H	н	Н	н	L	н	Н	1
7	L	Н	Н	Н	н	н	Н	н	н	Н	Н	L	Н	+
8	н	L	L	L	н	н	Н	н	н	Н	Н	Н	L	H
9	Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	ı
	Н	L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	1
_	Н	L	Н	Н	н	н	Н	н	н	Н	Н	Н	Н	H
ij	н	Н	L	L	н	Н	н	н	Н	Н	Н	н	Н	H
INVALID	н	Н	L	н	Н	н	Н	н	Н	H	Н	Н	Н	H
=	Н	н	Н	L	н	н	Н	н	н	Н	Н	н	Н	١
	н	н	н	н	н	н	н	н	н	н	Н	Н	н	+

H = high level, L = low level

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, Vcc (see Note 1)	7 V
Input voltage: '42A	5.5 V
'LS42	7 V
	, SN54LS4255°C to 125°C
SN7442A	, SN74LS42 0°C to 70°C
	65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.