
# PRACTICUM DIGITAL SYSTEM MODUL 9 DIGITAL SYSTEM



# By : Donny Rizal Adhi Pratama L200183161

INFORMATION TECHNOLOGY
FACULTY OF COMMUNICATION AND INFORMATIC
MUHAMMADIYAH UNIVERSITY OF SURAKARTA

# a) Make a simple decoder



# b) Truth table

| A | В | C | D | F |
|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 1 |


| 0 | 0 | 1 | 0 | 0 |
|---|---|---|---|---|
| 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 | 1 |

# c) Decoder (F) just working (ON) when :


$$A = 1, B = 1, C = 0, D = 0$$

# d) Decoder that have output

$$F = 1$$
  
 $A = 0$   $B = 1$   $C = 1$   $D = 1$  ( $F = A$ 'BCD)



a. Make a combination of logic gate



## b. Truth table

|     | Input |    | (  | Output L | ED |
|-----|-------|----|----|----------|----|
| SW1 | SW2   | D1 | D2 | D3       | D4 |
| 0   | 0     | 0  | 0  | 0        | 1  |
| 0   | 1     | 0  | 1  | 0        | 0  |
| 1   | 0     | 0  | 0  | 1        | 0  |
| 1   | 1     | 1  | 0  | 0        | 0  |

c. Each Diode (LED) Showed the output from the circuit combination :


D1 = SW1.SW2

 $D2 = \overline{SW1}.SW2$ 

 $D3 = SW1.\overline{SW2}$ 

 $D4 = \overline{SW1}. \overline{SW2}$ 

## **a.** Make a combination of logic gate



#### **b.** Truth table

| In  | put | Output LED |    |    |    |  |  |  |  |
|-----|-----|------------|----|----|----|--|--|--|--|
| SW1 | SW2 | D1         | D2 | D3 | D4 |  |  |  |  |
| 0   | 0   | 1          | 1  | 1  | 0  |  |  |  |  |
| 0   | 1   | 1          | 0  | 1  | 1  |  |  |  |  |
| 1   | 0   | 1          | 1  | 0  | 1  |  |  |  |  |
| 1   | 1   | 0          | 1  | 1  | 1  |  |  |  |  |

**c.** Each of Diode (LED) showed the output from the circuit combination :

 $D1 = \overline{SW1.SW2}$ 

 $D2 = SW1.\overline{SW2}$ 

 $D3 = \overline{SW1}.SW2$ 


D4 = SW1.SW2

#### d. Conclusion

- Exercise 2 use AND gate
- Exercise 3 use NAND gate
- NOT affects the output of the LED.
   the output of the LED using NOT will be inversely proportional to the output of the LED that does not use NOT

## a) Circuit

## a. Anode LED circuit



Picture 4.1 (Left Side is Common anode LED Circuit)

(The Right Side is Common Cathode LED Circuit)

## b) Truth table

**Anode LED circuit** 

|     | Inj | put |     |   |   |   |   | Ou | tput |   |   |   |   |
|-----|-----|-----|-----|---|---|---|---|----|------|---|---|---|---|
| SW4 | SW3 | SW2 | SW1 | 0 | 1 | 2 | 3 | 4  | 5    | 6 | 7 | 8 | 9 |
| 0   | 0   | 0   | 0   | 1 | 0 | 0 | 0 | 0  | 0    | 0 | 0 | 0 | 0 |
| 0   | 0   | 0   | 1   | 0 | 1 | 0 | 0 | 0  | 0    | 0 | 0 | 0 | 0 |
| 0   | 0   | 1   | 0   | 0 | 0 | 1 | 0 | 0  | 0    | 0 | 0 | 0 | 0 |
| 0   | 0   | 1   | 1   | 0 | 0 | 0 | 1 | 0  | 0    | 0 | 0 | 0 | 0 |
| 0   | 1   | 0   | 0   | 0 | 0 | 0 | 0 | 1  | 0    | 0 | 0 | 0 | 0 |
| 0   | 1   | 0   | 1   | 0 | 0 | 0 | 0 | 0  | 1    | 0 | 0 | 0 | 0 |
| 0   | 1   | 1   | 0   | 0 | 0 | 0 | 0 | 0  | 0    | 1 | 0 | 0 | 0 |
| 0   | 1   | 1   | 1   | 0 | 0 | 0 | 0 | 0  | 0    | 0 | 1 | 0 | 0 |

| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

**Cathode LED circuit** 

|     | Inj | put |     |   |   |   |   | Ou | tput |   |   |   |   |
|-----|-----|-----|-----|---|---|---|---|----|------|---|---|---|---|
| SW4 | SW3 | SW2 | SW1 | 0 | 1 | 2 | 3 | 4  | 5    | 6 | 7 | 8 | 9 |
| 0   | 0   | 0   | 0   | 0 | 1 | 1 | 1 | 1  | 1    | 1 | 1 | 1 | 1 |
| 0   | 0   | 0   | 1   | 1 | 0 | 1 | 1 | 1  | 1    | 1 | 1 | 1 | 1 |
| 0   | 0   | 1   | 0   | 1 | 1 | 0 | 1 | 1  | 1    | 1 | 1 | 1 | 1 |
| 0   | 0   | 1   | 1   | 1 | 1 | 1 | 0 | 1  | 1    | 1 | 1 | 1 | 1 |
| 0   | 1   | 0   | 0   | 1 | 1 | 1 | 1 | 0  | 1    | 1 | 1 | 1 | 1 |
| 0   | 1   | 0   | 1   | 1 | 1 | 1 | 1 | 1  | 0    | 1 | 1 | 1 | 1 |
| 0   | 1   | 1   | 0   | 1 | 1 | 1 | 1 | 1  | 1    | 0 | 1 | 1 | 1 |
| 0   | 1   | 1   | 1   | 1 | 1 | 1 | 1 | 1  | 1    | 1 | 0 | 1 | 1 |
| 1   | 0   | 0   | 0   | 1 | 1 | 1 | 1 | 1  | 1    | 1 | 1 | 0 | 1 |
| 1   | 0   | 0   | 1   | 1 | 1 | 1 | 1 | 1  | 1    | 1 | 1 | 1 | 0 |
| 1   | 0   | 1   | 0   | 1 | 1 | 1 | 1 | 1  | 1    | 1 | 1 | 1 | 1 |
| 1   | 0   | 1   | 1   | 1 | 1 | 1 | 1 | 1  | 1    | 1 | 1 | 1 | 1 |
| 1   | 1   | 0   | 0   | 1 | 1 | 1 | 1 | 1  | 1    | 1 | 1 | 1 | 1 |
| 1   | 1   | 0   | 1   | 1 | 1 | 1 | 1 | 1  | 1    | 1 | 1 | 1 | 1 |
| 1   | 1   | 1   | 0   | 1 | 1 | 1 | 1 | 1  | 1    | 1 | 1 | 1 | 1 |
| 1   | 1   | 1   | 1   | 1 | 1 | 1 | 1 | 1  | 1    | 1 | 1 | 1 | 1 |



August 1986 Revised July 2001

## DM7442A BCD to Decimal Decoder

#### **General Description**

These BCD-to-decimal decoders consist of eight inverters and ten, four-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of input logic ensures that all outputs remain off for all invalid (10–15) input conditions.


#### **Features**

Diode clamped inputs
Also for application as 4-line-to-16-line decoders;
3-line-to-8-line decoders
All outputs are high for invalid input conditions
Typical power dissipation 140 mW
Typical propagation delay 17 ns

#### **Ordering Code:**

| Order Number | Package Number | Package Description  |
|--------------|----------------|--|
| DM7442AN     | N16E           | 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide |

## **Connection Diagram**




## **Function Table**

| No.  |   | BCD | Input |   |   |   |   | D | ecima | l Outp | ut |   |   |   |
|------|---|-----|-------|---|---|---|---|---|-------|--------|----|---|---|---|
| 140. | D | С   | В     | Α | 0 | 1 | 2 | 3 | 4     | 5      | 6  | 7 | 8 | 9 |
| 0    | L | L   | L     | L | L | Н | Н | Н | Н     | Н      | Н  | Н | Н | Н |
| 1    | L | L   | L     | Н | Н | L | Н | Н | Н     | Н      | Н  | Н | Н | Н |
| 2    | L | L   | Н     | L | Н | Н | L | Н | Н     | Н      | Н  | Н | Н | Н |
| 3    | L | L   | Н     | Н | Н | Н | Н | L | Н     | Н      | Н  | Н | Н | Н |
| 4    | L | Н   | L     | L | Н | Н | Н | Н | L     | Н      | Н  | Н | Н | Н |
| 5    | L | Н   | L     | Н | Н | Н | Н | Н | Н     | L      | Н  | Н | Н | Н |
| 6    | L | Н   | Н     | L | Н | Н | Н | Н | Н     | Н      | L  | Н | Н | Н |
| 7    | L | Н   | Н     | Н | Н | Н | Н | Н | Н     | Н      | Н  | L | Н | Н |
| 8    | Н | L   | L     | L | Н | Н | Н | Н | Н     | Н      | Н  | Н | L | Н |
| 9    | Н | L   | L     | Н | Н | Н | Н | Н | Н     | Н      | Н  | Н | Н | L |
| Ι    | Н | L   | Н     | L | Н | Н | Н | Н | Н     | Н      | Н  | Н | Н | Н |
| N    | Н | L   | Н     | Н | Н | Н | Н | Н | Н     | Н      | Н  | Н | Н | Н |
| V    | Н | Н   | L     | L | Н | Н | Н | Н | Н     | Н      | Н  | Н | Н | Н |
| Α    | Н | Н   | L     | Н | Н | Н | Н | Н | Н     | Н      | Н  | Н | Н | Н |
| L    | Н | Н   | Н     | L | Н | Н | Н | Н | Н     | Н      | Н  | Н | Н | Н |
| 1    | Н | Н   | Н     | Н | Н | Н | Н | Н | Н     | Н      | Н  | Н | Н | Н |
| D    |   |     |       |   |   |   |   |   |       |        |    |   |   |   |

H = HIGH Level L = LOW Level

# Logic Diagram



## Absolute Maximum Ratings(Note 1) Supply

Storage Temperature Range -65°C to +150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Recommended Operating Conditions**

| Symbol          | Parameter                      | Min  | Nom | Max  | Units |
|-----------------|--------------------------------|------|-----|------|-------|
| V <sub>CC</sub> | Supply Voltage                 | 4.75 | 5   | 5.25 | V     |
| V <sub>IH</sub> | HIGH Level Input Voltage       | 2    |     |      | V     |
| V <sub>IL</sub> | LOW Level Input Voltage        |      |     | 0.8  | V     |
| I <sub>OH</sub> | HIGH Level Output Current      |      |     | -0.8 | mA    |
| l <sub>OL</sub> | LOW Level Output Current       |      |     | 16   | mA    |
| T <sub>A</sub>  | Free Air Operating Temperature | 0    |     | 70   | °C    |

#### **Electrical Characteristics**

over recommended operating free air temperature range (unless otherwise noted)

| Symbol          | Parameter                         | Conditions  | Min | Typ<br>(Note 2) | Max  | Units |
|-----------------|-----------------------------------|---|-----|-----------------|------|-------|
| VI              | Input Clamp Voltage               | V <sub>CC</sub> = Min, I <sub>I</sub> = -12 mA                |     |                 | -1.5 | V     |
| V <sub>OH</sub> | HIGH Level<br>Output Voltage      | $V_{CC}$ = Min, $I_{OH}$ = Max $V_{IL}$ = Max, $V_{IH}$ = Min | 2.4 | 3.4             |      | V     |
| V <sub>OL</sub> | LOW Level<br>Output Voltage       | $V_{CC} = Min, I_{OL} = Max$<br>$V_{IH} = Min, V_{IL} = Max$  |     | 0.2             | 0.4  | V     |
| I <sub>I</sub>  | Input Current @ Max Input Voltage | V <sub>CC</sub> = Max, V <sub>I</sub> = 5.5V                  |     |                 | 1    | mA    |
| I <sub>IH</sub> | HIGH Level Input Current          | V <sub>CC</sub> = Max, V <sub>I</sub> = 2.4V                  |     |                 | 40   | μА    |
| I <sub>IL</sub> | LOW Level Input Current           | V <sub>CC</sub> = Max, V <sub>I</sub> = 0.4V                  |     |                 | -1.6 | mA    |
| Ios             | Short Circuit Output Current      | V <sub>CC</sub> = Max (Note 3)                                | -18 |                 | -55  | mA    |
| I <sub>CC</sub> | Supply Current                    | V <sub>CC</sub> = Max (Note 4)                                |     | 28              | 56   | mA    |

**Note 2:** All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25$ °C.


Note 3: Not more than one output should be shorted at a time.

Note 4:  $I_{\rm CC}$  is measured with all outputs open and all inputs grounded.

## **Switching Characteristics**

at  $V_{CC}$  = 5V and  $T_A$  = 25°C

| Symbol           | Parameter                 | Conditions             | Min | Max | Units |
|------------------|---------------------------|------------------------|-----|-----|-------|
| t <sub>PHL</sub> | Propagation Delay Time    | C <sub>L</sub> = 15 pF |     |     |       |
|                  | HIGH-to-LOW Level Output  | $R_L = 400\Omega$      |     | 25  | ns    |
|                  | from A, B, C or D through |                        |     | 25  | 115   |
|                  | 2 Levels of Logic         |                        |     |     |       |
| t <sub>PHL</sub> | Propagation Delay Time    |                        |     |     |       |
|                  | HIGH-to-LOW Level Output  |                        |     | 30  | ns    |
|                  | from A, B, C or D through |                        |     | 30  | ns    |
|                  | 3 Levels of Logic         |                        |     |     |       |
| t <sub>PLH</sub> | Propagation Delay Time    |                        |     |     |       |
|                  | LOW-to-HIGH Level Output  |                        |     | 25  | ns    |
|                  | from A, B, C or D through |                        |     | 25  | 115   |
|                  | 2 Levels of Logic         |                        |     |     |       |
| t <sub>PLH</sub> | Propagation Delay Time    |                        |     |     |       |
|                  | LOW-to-HIGH Level Output  |                        |     | 30  |       |
|                  | from A, B, C or D through |                        |     | 30  | ns    |
|                  | 3 Levels of Logic         |                        |     |     |       |



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which,

   (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be rea-sonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be rea-sonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com