

**DIGITAL SYSTEM LABORATORY WORK**  
**DECODER**



**BY:**  
**NADHIFAH CHAIRUNNISA**  
**L200184137**

**INFORMATION TECHNOLOGY**  
**FACULTY OF COMUNICATION AND INFORMATICS**  
**UNIVERSITY OF MUHAMMDIYAH SURAKARTA**


Name : Nadhifah Chairunnisa

NIM : L200184137

Assistent Name : Salsa Sasmita Mukti

Date of Practicum : May 24, 2019


## ATTEMPT 1




A	B	C	D	F
0	0	0	0	0
1	0	0	0	0
0	1	0	0	0
1	1	0	0	1
0	0	1	0	0
1	0	1	0	0
0	1	1	0	0
1	1	1	0	0
0	0	0	1	0
1	0	0	1	0
0	1	0	1	0
1	1	0	1	0
0	0	1	1	0
1	0	1	1	0
0	1	1	1	0
1	1	1	1	0

Decoder (f) must working (ON) when : **A = 1, B = 1, C = 0, and D = 0**

**F = 1; If condition A = 0, B = 1, C = 1, D = 1. (F = A'BCD)**



## ATTEMPT 2



INPUT		OUTPUT			
A	B	D1	D2	D3	D4
0	0	0	0	0	1
0	1	0	1	0	0
1	0	0	0	1	0
1	1	1	0	0	0

### Result the Output from the Combination of switch


$$D1 = SW1.SW2$$

$$D2 = SW1'.SW2$$

$$D3 = SW1.SW2'$$

$$D4 = SW1'.SW2'$$

### ATTEMPT 3



INPUT		OUTPUT			
SW1	SW2	D1	D2	D3	D4
0	0	1	0	1	0
0	1	0	0	0	0
1	0	0	0	0	0
1	1	0	0	1	1

### Result the Output from the Combination of switch

$$D1 = SW1.SW2$$

$$D2 = SW1'.SW2$$

$$D3 = SW1.SW2'$$


$$D4 = SW1'.SW2'$$

**The conclusion from the trial 2 and trial 3.**

From Attempt 2 is available to result dominant 0 because a NOT

From Attempt 3 is available to result dominant 1 because without NOT

#### ATTEMPT 4. IC 7442 DECORDER BCD-TO-DECIMAL



*anode LED circuit*

*cathode LED circuit*

*anode LED circuit*

INPUT				OUTPUT									
SW1	SW2	SW3	SW4	0	1	2	3	4	5	6	7	8	9
0	0	0	0	1	0	0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0	0	0	0	0	0	0
0	0	1	1	0	0	0	1	0	0	0	0	0	0
0	1	0	0	0	0	0	0	1	0	0	0	0	0
0	1	0	1	0	0	0	0	0	1	0	0	0	0
0	1	1	0	0	0	0	0	0	0	1	0	0	0



## ASSIGNMENT

Look for datasheet from ic 7442! Look for schematic whic show logic gates compiler IC 7442!

- All Outputs Are High for Invalid Input Conditions
- Also for Application as  
4-Line-to-16-Line Decoders  
3-Line-to-8-Line Decoders
- Diode-Clamped Inputs

TYPES	TYPICAL POWER DISSIPATION	TYPICAL PROPAGATION DELAYS
'42A	140 mW	17 ns
'LS42	35 mW	17 ns


### description

These monolithic BCD-to-decimal decoders consist of eight inverters and ten four-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of valid input logic ensures that all outputs remain off for all invalid input conditions.


The '42A and 'LS42 feature inputs and outputs that are compatible for use with most TTL and other saturated low-level logic circuits. DC noise margins are typically one volt.

The SN5442A and SN54LS42 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN7442A and SN74LS42 are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

SN5442A, SN54LS42 . . . J OR W PACKAGE  
SN7442A . . . N PACKAGE  
SN74LS42 . . . D OR N PACKAGE  
(TOP VIEW)



SN54LS42 . . . FK PACKAGE  
(TOP VIEW)



NC - No internal connection