
## **STN1110**

# Multiprotocol OBD to UART Interpreter Datasheet





## **Table of Contents**

1.0	Overvie	•W	4
2.0	Feature	Highlights	4
3.0		Applications	
4.0			
4.1	Pinou	ut Summary	6
4.2		led Pin Descriptions	
5.0		nes for Getting Started with STN1110	
5.1		Connection Requirements	
5.2		upling Capacitors	
5.3		Capacitors	
5.4		and AVss Pins	
5.5		nal Voltage Regulator Filter Capacitor	
5.6		lator Pins	
5.7		ce Reset Pin	
5.8		Reset Input	
5.9		er and Sleep Considerations	
5.10		Drain Outputs	
5.11		ed Inputs and Unused Open Drain Outputs	
6.0	Referer	nce Schematics	12
6.1		mmended Minimum Connection	
6.2		al Configuration	
		STN1110 IC	
		Voltage Sense	
_		LEDs	
_		OBD Port Connector and ESD protection	
		Overvoltage Protection Circuit	
		Power Supplies	
_	2.7	Switched Power Control	
		ISO 9141/ISO 14230 Transceiver	
		High-Speed CAN Transceiver	
	2.10 2.11	Alternative (MCP2551) HS-CAN Transceiver	
ნ. <b>7.0</b>		SAE J1850 Transceiver	
7. <b>0</b> 7.1		al Characteristicslute Maximum Ratings	
7.1 7.2		rical Characteristics	
8.0		ing Diagrams and Parameters	
8.1		P (SP) Package	
8.2		300mil (SO) Package	
8.3		300mil (SO) Package	
8.4		·S (MM) Package	
8.5		S (MM) Land Pattern	
9.0		g Information	
a.u Append		Revision History	
		Contact Information	

### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your OBD Solutions products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

#### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please visit our web site at http://www.obdsol.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., STN1110DSA is version A of document STN1110DS).

### All rights Reserved. Copyright © 2018 OBD Solutions

Every effort is made to verify the accuracy of information provided in this document, but no representation or warranty can be given and no liability assumed by OBD Solutions with respect to the accuracy and/or use of any products or information described in this document. OBD Solutions will not be responsible for any patent infringements arising from the use of these products or information, and does not authorize or warrant the use of any OBD Solutions product in life support devices and/or systems. OBD Solutions reserves the right to make changes to the device(s) described in the document in order to improve reliability, function, or design.

### 1.0 Overview

This datasheet summarizes the features of the STN1110 device. It is not intended as a comprehensive reference source. To complement the information in this datasheet, refer to the **OBDLink® Family Reference and Programming Manual (FRPM).** We encourage you to download the latest FRPM from the OBD Solutions website (<a href="www.obdsol.com">www.obdsol.com</a>).

The STN1110 is an OBD to UART interpreter IC designed to provide bi-directional half-duplex communication with the vehicle's On-Board Diagnostic System (OBD-II). It supports all legislated OBD-II protocols

A wealth of information can be obtained by tapping into the OBD bus, including the status of the malfunction indicator light (MIL), diagnostic trouble codes (DTCs),

inspection and maintenance (I/M) information, freeze frames, VIN, hundreds of real-time parameters, and more.

The STN1110 is fully compatible with the *de facto* industry standard ELM327 command set. Based on a 16-bit processor core, the STN1110 offers more features and better performance than any other ELM327 compatible IC.

## 2.0 Feature Highlights

- Stable, field-tested firmware
- Fully compatible with the ELM327 AT command set
- Extended ST command set
- UART interface (baud rates from 38 bps to 10 Mbps¹)
- Secure bootloader for easy firmware updates
- Support for all legislated OBD-II protocols:
  - ISO 15765-4 (CAN)
  - ISO 14230-4 (Keyword Protocol 2000)
  - o ISO 9141-2 (Asian, European, Chrysler vehicles)
  - SAE J1850 VPW (GM vehicles)
  - SAE J1850 PWM (Ford vehicles)
- Support for non-legislated OBD protocols:
  - o ISO 15765
  - ISO 11898 (raw CAN)
- Support for the heavy-duty SAE J1939 OBD protocol
- Superior automatic protocol detection algorithm
- Large memory buffer
- Sophisticated PowerSave Sleep/Wakeup Triggers
- Available in SPDIP, SOIC and QFN-S packages
- RoHS compliant


**Note 1:** Maximum theoretical baud rate. Actual maximum baud rate is application dependent and may be limited by driver hardware.

## 3.0 Typical Applications


- Vehicle telematics
- Fleet management and tracking applications
- Usage-based insurance (UBI)
- OBD data loggers
- Automotive diagnostic scan tools and code readers
- Digital dashboards

## 4.0 Pinout

### 28-Pin SPDIP, SOIC



### 28-Pin QFN-S<sup>(1)</sup>



Note 1. The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.

## **Pinout Summary**

**Table 1: Pinout Summary** 

umber			
QFN-S	Pin Name	Pin Type	Pin Description
26	RESET	I, 5V	Active low device reset input
27	ANALOG_IN	А	Analog voltage measurement input
28	PWM/VPW/GP4	O, 4x	SAE J1850 PWM/VPW Bus+ voltage select output
1	∀PW_RX/GP1	I	Active low J1850 VPW receive input
2	PWM_RX/GP0	I	SAE J1850 PWM receive input
3	J1850_BUS+_TX/GP2	O, 4x	SAE J1850 Bus+ transmit output
4	J1850_BUSTX /GP3	O, 4x	SAE J1850 Bus- transmit output
5	Vss	Р	Ground reference for logic and I/O pins
6	OSC1	I	16.000 MHz oscillator crystal input
7	OSC2	0	16.000 MHz oscillator crystal output
8	ISO_RX/GP5	I	Active low ISO 9141/ISO 14230 K-line input
9	SLEEP/GP18	I	External sleep control input
10	VDD	Р	Positive supply for logic and I/O pins
11	CAN_RX/GP8	I, 5V	CAN receive input
12	CAN_TX/GP9	OD, 5V, 4x	CAN transmit output
13	UART_RX	I, 5V	UART receive input
14	UART_TX	OD, 5V, 4x	UART transmit output
15	PWR_CTRL/GP19	OD, 5V, 4x	External power control output
16	Vss	Р	Ground reference for logic and I/O pins
17	VCAP	Р	CPU logic filter capacitor connection
18	OBD_TX_LED/RST_NVM /GP22	OD/I, 5V, 2x	Active low OBD transmit activity LED output and active low input to reset non-volatile settings to factory defaults
19	OBD_RX_LED/INT/GP23	OD, 5V, 2x	Active low OBD receive activity LED <i>or</i> interrupt output
20	UART_TX_LED/GP24	O, 4x	Active low UART transmit activity LED output
21	UART_RX_LED/GP25	O, 4x	Active low UART transmit activity LED output
22	ISO_K_TX/GP6	O, 4x	Active low ISO 9141/ISO 14230 K-line output
23	ISO_L_TX/GP7	O, 4x	Active low ISO 9141/ISO 14230 L-line output
24	AVss	Р	Analog ground reference
25	AVDD	Р	Analog positive supply
PAD		_	Thermal pad
	26 27 28 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18	QFN-S         Pin Name           26         RESET           27         ANALOG_IN           28         PWM/VPW/GP4           1         VPW_RX/GP1           2         PWM_RX/GP0           3         J1850_BUS+_TX/GP2           4         J1850_BUS+_TX/GP3           5         Vss           6         OSC1           7         OSC2           8         ISO_RX/GP5           9         SLEEP/GP18           10         VDD           11         CAN_RX/GP8           12         CAN_TX/GP9           13         UART_RX           14         UART_TX           15         PWR_CTRL /GP19           16         Vss           17         VCAP           18         OBD_TX_LED/RST_NVM /GP23           20         UART_TX_LED/GP24           21         UART_RX_LED/GP25           22         ISO_K_TX/GP6           23         ISO_L_TX/GP7           24         AVDD	QFN-S         Pin Name         Pin Type           26         RESET         I, 5V           27         ANALOG_IN         A           28         PWM/VPW/GP4         O, 4x           1         VPW_RX/GP1         I           2         PWM_RX/GP0         I           3         J1850_BUS+_TX/GP2         O, 4x           4         J1850_BUS+_TX/GP3         O, 4x           5         Vss         P           6         OSC1         I           7         OSC2         O           8         ISO_RX/GP5         I           9         SLEEP/GP18         I           10         VDD         P           11         CAN_RX/GP8         I, 5V           12         CAN_TX/GP9         OD, 5V, 4x           13         UART_RX         I, 5V           14         UART_TX         OD, 5V, 4x           15         PWR_CTRL /GP19         OD, 5V, 4x           16         Vss         P           17         VcAP         P           18         OBD_TX_LED/RST_NVM         OD/I, 5V, 2x           20         UART_TX_LED/GP24         O, 4x <t< td=""></t<>

Legend:

Schmitt trigger input with CMOS levelsanalog inputpower pin

A P

O – digital output OD – open drain output 5V – 5 volt tolerant pin

2x - 2x source/sink driver 4x - 4x source/sink driver

Note 1: Excessive continuous power cycling may cause failure of the IC. See Section 5.9 "Power and Sleep Considerations"

### 4.2 Detailed Pin Descriptions

#### RESET

Device reset input. A logic low pulse (min  $2 \mu s$ ) on this pin will reset the device. Apply a continuous logic low to hold the device in reset. If your circuit does not use this functionality, connect this pin to VDD.

### ANALOG IN

Analog voltage measurement input (AVDD max). By default, this input is calibrated for an external 62 k $\Omega$ /10 k $\Omega$  voltage divider connected to battery positive. Connect to AVSs if unused.

### PWM / VPW

The firmware uses this pin to control the voltage level of the SAE J1850 PWM/VPW Bus+ supply. When the PWM protocol is selected, it outputs a logic high to switch the supply voltage to a nominal 5V. When the VPW protocol is selected, it outputs a logic low to switch the supply voltage to a nominal 8V. This pin has a 4x current rating (see Table 6 "Output Pin DC Specifications"). Leave unconnected if unused.

### VPW RX

Active low SAE J1850 VPW receive input. When the SAE J1850 Bus+ is in the recessive (low) state, this pin should be at a logic high level. When the SAE J1850 Bus+ is in the dominant (high) state, this pin should be at a logic low level. Pull up to VDD if unused.

### PWM\_RX

SAE J1850 PWM receive input. When the SAE J1850 bus is in the recessive state (Bus+ is low, Bus- is high), this pin should be at a logic low level. When the SAE J1850 bus is in the dominant (Bus+ is high) state, this pin should be at a logic high level. Connect to Vss if unused.

### J1850 BUS+ TX

SAE J1850 Bus+ transmit output. When the pin is high, Bus+ should be high (dominant). This pin has a 4x current rating (see Table 6 "Output Pin DC Specifications"). Leave unconnected if unused.

### J1850\_BUS-\_TX

SAE J1850 Bus- transmit output. When the pin is high, Bus- should be low (dominant). This pin has a 4x current rating (see Table 6 "Output Pin DC Specifications"). Leave unconnected if unused.

### Vss

Ground reference for logic and I/O pins.

### OSC1, OSC2

16.000 MHz oscillator crystal connection.

### ISO RX

Active low ISO 9141/ISO 14230 K-line receive input. When K-line is high (recessive), this pin should be at a logic low level. Connect to Vss if unused.

### SLEEP

External sleep control input. When enabled in firmware, puts the device into low-power sleep mode. Polarity of this pin can be configured in firmware; default configuration is active low. Internal pull-up to VDD is enabled by default, but can be disabled in firmware. Leave unconnected if unused.

### VDD

Positive 3.0 - 3.6V supply for logic and I/O pins.

### **CAN RX**

CAN receive input. Compatible with 3.3V and 5V logic. Pull up to VDD if unused.

### CAN\_TX

CAN transmit output. Open drain – requires a pull-up to VDD or 5V. This pin has a 4x current rating (see Table 6 "Output Pin DC Specifications"). Pull-up value depends on CAN baud rates used and the trace length (higher resistor values can be used with lower baud rates and shorter traces); recommended value is 1 k $\Omega$  (1.5 k $\Omega$ , if pulled up to 5V). Pull up to VDD via 100 k $\Omega$  resistor if unused.

### **UART RX**

UART receive input. Compatible with 3.3V and 5V logic.

### **UART TX**

UART transmit output. Open drain – requires a pull-up to VDD or 5V. This pin has a 4x current rating (see Table 6 "Output Pin DC Specifications"). Pull-up value depends on UART baud rate and the trace length (higher resistor values can be used with lower baud rates and shorter traces); typical value is 1 k $\Omega$ .

### PWR CTRL

External power control output. Used to switch external circuitry into low-power (sleep) state. Polarity can be configured in firmware; default configuration is logic high (logic low = sleep mode). Open drain – requires a pull-up to VDD or 5V; be mindful of the fact that the pull-up will draw current in low-power state. This pin has a 4x current rating (see Table 6 "Output Pin DC Specifications"). Pull down to Vss via 100 k $\Omega$  resistor if unused.

#### **VCAP**

CPU logic filter capacitor connection. Connect to a low-ESR (< 5  $\Omega$ ) tantalum or ceramic capacitor. Minimum value is 4.7  $\mu$ F; typical value is 10  $\mu$ F.

### OBD TX LED / RST NVM

Active low OBD transmit activity LED output *and* active low input to reset NVM to factory defaults. Open drain – requires a pull-up to VDD or 5V. This pin has a 2x current rating (see Table 6 "Output Pin DC Specifications"). Pull up to VDD via 100 k $\Omega$  resistor if unused.

### OBD "RX" LED / INT

Active low OBD receive activity LED *or* interrupt output. Open drain – requires a pull-up to VDD or 5V when configured as interrupt. This pin has a 2x current rating (see Table 6 "Output Pin DC Specifications"). Pull up to VDD if unused.

### **UART TX LED**

Active low UART transmit activity LED output. Voltage on the anode of the LED must not exceed VDD + 0.3V. This pin has a 4x current rating (see Table 6 "Output Pin DC Specifications"). Leave unconnected if unused.

### UART\_RX\_LED

Active low UART transmit activity LED output. Voltage on the anode of the LED must not exceed VDD + 0.3V. This pin has a 4x current rating (see Table 6 "Output Pin DC Specifications"). Leave unconnected if unused.

### ISO R TX

Active low ISO 9141/ISO 14230 K-line output. When the pin is logic high, K-line should be low. This pin has a 4x current rating (see Table 6 "Output Pin DC Specifications"). Leave unconnected if unused.

### ISO-L-TX

Active low ISO 9141/ISO 14230 L-line output. When the pin is logic high, L-line should be low. This pin has a 4x current rating (see Table 6 "Output Pin DC Specifications"). Leave unconnected if unused.

### **AVss**

Analog ground reference. Must be connected to analog "clean" ground (between Vss - 0.3V and Vss + 0.3V) or Vss.

### **AV**DD

Analog positive supply. Must be connected to VDD or an external voltage reference (between VDD - 0.3V or 3.0V, whichever is greater and VDD + 0.3V or 3.6V, whichever is less). AVDD may be decoupled from digital supply by connecting it to VDD via a 10  $\Omega$  resistor or a small (10  $\mu H$  – 47  $\mu H$ ) inductor.

### **GPxx**

Pins labeled with GPxx can be reassigned for general purpose input/output (GPIO) pins. All GPIO pins are multiplexed and share the physical pin with other functions (e.g., OBD transceivers, LEDs). The name of the pin defines the priority of each function associated with the pin. Attempting to control GPIO pins when the default multiplexed functionality is not disabled can lead to unpredictable behavior. For example, before UART\_TX\_LED/GP24 pin can be used as GPIO, LEDs must be disabled (see STUIL command description in OBDLink® FRPM). Consult individual pin descriptions for instructions on what to do when the pin is unused.

### **PAD**

The metal plane at the bottom of the device (QFN package only). It is not connected to any pins internally. Connect to Vss externally.

## 5.0 Guidelines for Getting Started with STN1110

## 5.1 Basic Connection Requirements

Getting started with the STN1110 IC requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- VDD and Vss pins (see Section 5.2 "Decoupling Capacitors")
- AVDD and AVss pins (see Section 5.2 "Decoupling Capacitors" and Section 5.4 "AVDD and AVss Pins")
- VCAP (see Section 5.5 "Internal Voltage Regulator Filter Capacitor")
- OSC1 and OSC2 pins (see Section 5.6 "Oscillator Pins")
- **RESET** pin (see Section 5.7 "Device Reset Pin")
- RST\_NVM pin (see Section 5.8 "NVM Reset Input")
- Open Drain Output Pull-ups (see 5.10 "Open Drain Outputs")

### 5.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS and AVDD, AVSS is required. Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 1 μF, 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within 1/4" (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μF to 0.001 μF. Place this second capacitor next to the primary decoupling capacitor.

 Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

### 5.3 Tank Capacitors

On boards with power traces running longer than six inches in length, use a tank capacitor for integrated circuits, including STN1110, to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7  $\mu\text{F}$  to 47  $\mu\text{F}$ .

### 5.4 AVDD and AVSS Pins

As a minimum, AVDD must be connected directly to VDD and AVSS must be connected directly to VSS. It is recommended that AVDD be connected to to VDD via a 10  $\Omega$  resistor or a small (10  $\mu$ H – 47  $\mu$ H) inductor.

AVSS should be connected to the electrically cleanest ground net (plane). For best results, analog circuitry should have a separate ground plane with a point connection to Vss ground plane as close as possible to the AVSS pin.

## 5.5 Internal Voltage Regulator Filter Capacitor

A low-ESR (< 5  $\Omega$ ) capacitor is required on the VCAP pin, which is used to stabilize the internal voltage regulator output voltage. The VCAP pin must not be connected to VDD, and must have a capacitor between 4.7  $\mu$ F and 10  $\mu$ F, 16V connected to ground. The type can be ceramic or tantalum. Refer to Section 7.2 "Electrical Characteristics" for additional information. The placement of this capacitor should be close to the VCAP pin. It is recommended that the trace length not exceed  $\frac{1}{4}$ " (6 mm).

### 5.6 Oscillator Pins

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the STN1110 ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.

### 5.7 Device Reset Pin

RESET pin must be logic high for STN1110 to run. If this pin is not controlled by the host controller, it must be connected to VDD.

It is recommended to pull up RESET pin to VDD via a 10  $k\Omega$  resistor.

### 5.8 NVM Reset Input

All programmable parameters will be turned off and reset to their default values by holding RST\_NVM input low for 5 seconds. After RST\_NVMinput is released, device will set all factory defaults, and then perform an ATZ reset.

RST\_NVM pin must be pulled up to VDD via a 100 k $\Omega$  resistor for proper device operation.

### 5.9 Power and Sleep Considerations

While it is possible to disconnect the VDD/AVDD pins from the power source to reduce power consumption, we recommend using the PowerSave functionality instead (see the STN11xx Family Reference and Programming Manual).

Be warned that continuous power cycling may cause failure of the IC. In lab testing and at least one customer application, turning the power on and off in excess of approximately 400,000 times led to memory corruption.

## 5.10 Open Drain Outputs

All open drain outputs (as specified in section 4.1) that are in use must be pulled up to VDD or 5V. Specifically, UART\_TX pin must be pulled up in order to be able to communicate with the device. See section 4.2 "Detailed Pin Descriptions" for more information.

## 5.11 Unused Inputs and Unused Open Drain Outputs

None of the unused inputs or unused open drain outputs (as specified in section 4.1) should be left unconnected. The STN1110 is a CMOS integrated circuit. Leaving any of its inputs or open drain outputs floating may result in IC damage.

Unused open drain outputs can only be terminated with a resistor connected to VDD or 5V. Unused inputs can be terminated via a resistor or direct connection to Vss or VDD.

Unused inputs and open drain outputs should be connected as shown in Table 2. See section 4.2 "Detailed Pin Descriptions" and section 6.1 "Recommended Minimum Connection" for more information.

Table 2 – Recommended Unused Input and Open Drain Output Connections

Pin N	umber			
SOIC SPDIP	QFN-S	Pin Name	Level	
1	26	RESET	Н	
2	27	ANALOG_IN	L <sup>(1)</sup>	
4	1	VPW_RX	H <sup>(1)</sup>	
5	2	PWM_RX	L <sup>(1)</sup>	
11	8	ISO_RX	L <sup>(1)</sup>	
12	9	SLEEP	_(2)	
14	11	CAN_RX	Н	
15	12	CAN_TX	H <sup>(3)</sup>	
16	13	UART_RX	Н	
17	14	UART_TX	H <sup>(3)</sup>	
18	15	-PWR_CTRL	L <sup>(4)</sup>	
21	18	OBD_TX_LED /RST_NVM	H <sup>(3)</sup>	
22	19	OBD_RX_CED/INT	H <sup>(3)</sup>	

Note 1. These inputs may be connected to either VDD or Vss. However, the preferred level is shown.

- SLEEP input has internal pull-up to VDD enabled by default. Therefore, it can be left unconnected.
- These open drain outputs cannot be connected to VDD directly. They can only be connected to VDD or 5V via a resistor.
- 4. This open drain output should not be connected to Vss directly. For reduced current consumption during sleep, when unused, this output should be connected to Vss via a resistor.

## 6.0 Reference Schematics

### 6.1 Recommended Minimum Connection

Figure 1 – Recommended Minimum Connection shows the recommended minimum of components necessary to get the STN1110 to operate reliably, while minimizing power consumption.

This is not a practical circuit; it is intended as a reference to show what to do with any unused pins. Refer to the detailed pin descriptions (Section 4.2) for more information.

3.30 3.3V R8 \$ R7 100k \$ 100k С5 UART\_RX To Host GND IC2 UART\_TX
UART\_RX
CAN\_TX/GP9
CAN\_RX/GP8
UDD
SIEEP/GP18
ISO\_RX/GP5 R6 100k PWR\_CTRL/GP19 OSC2 VSS VCAP OSC1 VSS UCAP OBD\_TX\_LED/RST\_NUM/GP22 OBD\_RX\_LED/GP23 UART\_TX\_LED/GP24 UART\_RX\_LED/GP25 X1 16MHz J1850\_BUS-\_TX/GP3 .C3 10uF ESR<5 J1850\_BUS+\_TX/GP2 PWM RX/GP0 C2 C4 2<u>0</u> 21 30pF UPW\_RX/GP1 30pF 3.3V GND \$R2 \$100k 3.3V R4 **GND** 100k R3 PAD 100k 2|2|2 STN1110-I/MM GND GND GND ≹R1 \$10k C1

1uF

GND

Figure 1 – Recommended Minimum Connection

## 6.2 Typical Configuration

This section contains schematics showing the typical configuration for the various circuit blocks. In this revision, the circuit blocks have been designed to meet the requirements of a "permanently attached device" scenario: low power consumption in sleep, and protection against interference with the OBD bus.

### 6.2.1 STN1110 IC


Figure 2 shows the circuit block for the STN1110 IC, including:

Pull-up resistors (see Section 4.2 for more information)

Pay special attention when choosing substitutes for components with specific part numbers, to make sure they have the same or better characteristics. Components without specific part numbers are generic. Use good engineering practices and common sense to make sure the specific parts you choose are appropriate for your application.

- **Decoupling capacitors** (Section 5.2)
- VCAP (Section 5.5)
- Crystal oscillator (Section 5.6)
- **RESET pin** (Section 5.7)
- RST\_NVM pin (Section 5.8)

Figure 2 - STN1110 IC



Be sure to pull up RST\_NVM pin to VDD or 5V via a 100 k $\Omega$  resistor, whether an LED is connected or not. Failure to do so may result in mysterious and unpredictable device resets.

Another common mistake is to use the load capacitance ( $\mathcal{C}_L$ ) value specified by the crystal manufacturer as the capacitance for C3 and C4. This results in marginal oscillator performance and creates a potentially insidious problem that may not get discovered until after the design enters production: the circuit may work fine in the lab, but would fail to start up in the field under certain conditions.

To avoid this, use the following formula to calculate the value of the loading capacitors:

$$C3 = C4 = (C_L - C_{stray}) \times 2$$

 $\mathcal{C}_{stray}$  consists of: pin capacitance; capacitor, resistor, and crystal or resonator lead capacitance; and board or trace related capacitance. For the typical surface-mount design, use  $\mathcal{C}_{stray} = 3pF$ .

Avoid using crystals with  $C_L < 15pF$ .

For more information, see Microchip Technology app notes AN826 and AN849.


### 6.2.2 Voltage Sense


For best results, connect the voltage sense circuit directly to pin 16 of the OBD port (marked as DLC\_RAW in the circuit examples), bypassing the overvoltage/reverse polarity and power conditioning circuitry.

D1, D3, R6, and the internal diode provide adequate protection of the ANALOG\_IN pin against overvoltage and reverse polarity conditions.

If you choose to connect ANALOG\_IN after the protection/filter circuit, expect a loss of accuracy and reduced sensitivity of the "wake-up on voltage change" (STSLVG) trigger in sleep. Use the offset parameter of the STVCAL command to compensate for the voltage drop across any series components (e.g., reverse polarity protection diode).

Figure 3 - Voltage Sense






### 6.2.3 LEDs


Even if your design does not use LEDs as part of the user interface, consider including them in your prototype as a troubleshooting aid.

Limiting resistor values are for reference only, actual values depend on the LEDs used.

Tip: use potentiometers to adjust the brightness and make it consistent across the LEDs, then measure the resistance to select fixed resistors of appropriate size.

Figure 4 - LEDs






### 6.2.4 OBD Port Connector and ESD protection

Take care to provide sufficient spacing between power (pins 16, 4, & 5) and signal pins. Note that in the example schematic, pins 4 & 5 (Chassis & Signal grounds) are connected together. This is done

because on a small number of vehicle models, either pin can be missing.

Place ESD protection as close as possible to the OBD port pins.

Figure 5 - OBD Port Connector and ESD Protection




### 6.2.5 Overvoltage Protection Circuit

It is critically important to protect devices attached to the OBD port from voltage spikes. ISO 7637-2 describes several types of high-voltage transients, the most dangerous of which is the Pulse 5A/B ("load dump"), a high-energy pulse with voltage as high as 60V.

In this section, we present two options for overvoltage protection (OVP): PTC/TVS and transistor-based.

Figure 6 – Option 1: PTC/TVS Overvoltage Protection



Imax = 200mA

PTC/TVS-based OVP (Figure 6) is the simpler of the two designs, with a lower part count. In addition, this circuit may allow the load to remain powered during an overvoltage event, which may be an advantage in some situations. However, it tends to be bulkier and more expensive, especially for voltages above 60V (e.g., load dump on 24V systems) and higher operating currents.

This circuit relies on the "shunt" action of the TVS ("transient voltage suppressor", similar to a Zener diode) which trips the PTC ("resettable fuse").


When the DLC\_RAW voltage exceeds the breakdown voltage of the TVS (D11), its resistance drops rapidly, providing a low impedance path for the transient current. This causes the current through the PTC (F1) to increase, causing the PTC to change from low to high resistance and interrupt the current flow.

It is important to correctly match the PTC and TVS. Select a PTC with a trip current that is above the maximum normal operating current, then select a TVS with a trip current rating that is sufficient to reliably trip the PTC.

One inherent flaw of the PTC/TVS-based OVP is the existence of a "gray band" just above the breakdown voltage ( $V_{BR}$ ) of the TVS where the circuit does not work as intended. The voltage inside this band is insufficient for the TVS to fully enter avalanche mode; as a result, the current through the TVS is lower than is necessary to trip the PTC, and can result in TVS damage from overheating. You should take care to select the TVS such that the circuit is not subjected to the voltages inside the "gray band" for longer than a few milliseconds.

The purpose of the small capacitor (C22) on the input of this OVP circuit is to help suppress fast transients. Note that the reverse polarity protection diode D8 is connected *after* the PTC/TVS, to avoid subjecting it to the high clamping currents during the overvoltage condition.

Figure 7 – Option 2: Transistor Based
Overvoltage Protection



**Transistor-based OVP** (Figure 7) has a higher part count but can be physically smaller and less expensive than the PTC/TVS design.

This circuit relies on a small Zener diode to detect an overvoltage condition, and a series PFET (Q10) to disconnect the load.

When the DLC\_RAW voltage exceeds the breakdown voltage of D12, the Zener diode begins to avalanche, turning on Q11 and turning off Q10.

The circuit can remain in the overvoltage condition indefinitely.


R57 provides current limiting for Q11, R58 is a pull-down for Q10 (keeping it on during normal operation), and D10 is protecting the gate of Q10.

### 6.2.6 Power Supplies

In addition to  $V_{BAT}$ , your device will require 3.3V and likely 5V (for J1850 PWM and CAN transceivers). Figure 8 shows the block diagram of a typical "tandem" configuration, where the 5V supply is a low-quiescent current switching regulator, and 3.3V is a low-quiescent current linear regulator. This arrangement offers the best balance of functionality, cost, footprint, and power dissipation for most applications. C25 and

C26 are tank capacitors of electrolytic or ceramic type. Details of the design depend on the specific requirements of your project. One practical example of the "switcher-linear regulator" configuration is the OBD power module that ships as part of the OBD Development Kit. Schematics for the OBD Power Module are available from the OBD Solutions website.

Figure 8 - Power Supplies




### 6.2.7 Switched Power Control

To avoid draining the vehicle battery, devices attached to the OBD port should enter sleep mode after a prolonged period of inactivity. The commonly accepted maximum long-term sleep current is 2 mA. In practice, this means that in sleep mode, most

peripherals should be powered down.

Figure 9 shows transistor-based power switches that can be controlled by the PWR\_CTRL signal from the STN1110.

Figure 9 - Switched Power Control




### 6.2.8 ISO 9141/ISO 14230 Transceiver


The ISO 9141/ISO 14230 transceiver consists of the K/L line transmitter (Q3, Q4) and a K-line receiver based on the LM339 comparator (IC5A).

Note that for proper operation, the LM339 *must* be powered from DLC\_SW (not a lower voltage power source).

Also note that there are two transistors (Q1 and Q2) used to turn off the pull ups in power save mode. A common mistake is to not use a switch for DLC, and instead connect the transmitter pull-ups R27 and R28 directly to DLC or DLC\_SW. Doing so can have negative consequences, ranging from excessive current draw in sleep to interference with the in-vehicle network communication resulting in an engine stall.

Figure 10 - ISO 9141/ISO 14230 Transceiver





### 6.2.9 High-Speed CAN Transceiver

The High-Speed CAN transceiver shown in Figure 11 is part of the "generic" OBD-II standard. We chose the MCP2562 for this reference circuit, for two reasons: it has very low standby current and is available in a small 3x3 DFN package.

The low standby current means that the transceiver does not need to be switched off in low power mode. Instead, the STN1110 can put the transceiver in low power mode by applying a logic "high" to the STBY pin. In this mode, the transmitter and the high-speed part

of the receiver are switched off, but the low-power receiver and the wake-up filter block are enabled to allow the device to wake-up on CAN bus activity.

The only additional components are the decoupling capacitor C9, and the EMI filters R15/C10 and R16/C11.

A common mistake is to add bus termination to the CAN drivers; it is unnecessary, and even harmful, because it lowers the impedance of an already terminated vehicle CAN bus.

3.3V C9\_1uF R53 ≸ GND 100k TIN CANH PULIT VIO STBY PAD ₹R16 100 R15 100 MCP2562-E/MF 016 7002 **⊢**,‡ PWR\_CTRL C11 C10 GND 560pF 560nF GND GND GND

Figure 11 - High Speed CAN Transceiver

### 6.2.10 Alternative (MCP2551) HS-CAN Transceiver

The MCP2551 is an older generation CAN transceiver which is sometimes used in new designs for cost reasons. Due to its high sleep current (up to 465  $\mu$ A) it should be switched off in sleep. For this reason, the MCP2551 is powered from 5V\_SW.

The R18 and R19 pull-ups to 3.3V on TIN and ROUT are necessary to keep the signal lines from

floating in sleep mode.

The 1.5k pull-up to 5V\_SW on the TIN pin (R17) is required for normal operation. It is switched off in sleep mode to reduce the current consumption.

R22 is used for slope control; the value of  $4.7k\Omega$  was selected to reduce EMI without compromising the reliability of communication. Do not increase it further.




Figure 12 - MCP2551 CAN Transceiver

### 6.2.11 SAE J1850 Transceiver

The SAE 1850 transceiver is made up of five blocks: V\_J1850 power supply, J1850 BUS+ transmitter, J1850 BUS- transmitter, PWM receiver, and VPW receiver.


The V\_J1850 power supply is used to power the J1850 BUS+ transmitter, which is used by both PWM and VPW protocols. PWM and VPW require different voltages, approximately 5V and 7V, respectively. STN1110 sets the voltage by controlling the LM317 adjustable regulator via the PWM/VPW signal. A logic-LOW on the PWM/VPW input causes the LM317 to output a voltage slightly higher than 7V (to account for

the voltage drop in the J1850 BUS+ transmitter) while a logic-HIGH turns on Q5 which shunts R36, reducing the voltage to slightly higher than 5V. The power supply is powered from DLC\_SW and is powered off in sleep.

The J1850 BUS+ transmitter consists of the R43 bus pull-down, and a two-stage transistor switch Q6/Q7. Schottky diodes D4 and D5 prevent current backflow from/into the J1850 BUS+ line.

The J1850 BUS- transmitter can be implemented using either an NPN bipolar transistor, or an n-channel MOSFET. The NPN version is less sensitive to ESD.

Figure 13 - SAE J1850 VPW/PWM Transceiver



Both the PWM and VPW receivers are based on the LM339 comparator, and are powered from DLC\_SW, which means they are powered off in sleep mode.

The PWM receiver is connected to the differential J1850\_BUS+/J1850\_BUS- lines via  $10k\Omega$  resistors. The VPW receiver uses a voltage divider (R38/R42) to set up the input high/low threshold.

## 7.0 Electrical Characteristics

This section provides an overview of STN1110 electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

The STN1110 is based on the PIC24HJ128GP502 device from Microchip Technology. For more detailed device specifications or clarification, refer to Microchip documentation, available at http://www.microchip.com.

## 7.1 Absolute Maximum Ratings (1)

Ambient temperature under bias40	°C to +125°C
Storage temperature65	
Voltage on VDD with respect to Vss	
Voltage on any pin that is not 5V tolerant with respect to Vss <sup>(2)</sup>	
Voltage on any 5V tolerant pin with respect to Vss when VDD ≥ 3.0V <sup>(2)</sup>	
Voltage on any 5V tolerant pin with respect to Vss when VDD < 3.0V <sup>(2)</sup>	-0.3V to 3.6V
Maximum current sourced/sunk by any 2x output <sup>(3)</sup>	
Maximum current sourced/sunk by any 4x output <sup>(3)</sup>	

1. Stresses beyond those listed here can cause permanent damage to the device. These are stress ratings only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.

- 2. See section 4.0 "Pinout" for the list of 5V tolerant pins.
- 3. See section 4.1 "Pinout Summary" to determine current rating of individual pins.

### 7.2 Electrical Characteristics

**Table 3: Thermal Operating Conditions** 

Sym	Characteristic	Min	Тур	Max	Units	Conditions
TJ	Operating Junction Temperature	-40	_	+125	°C	
ТА	Operating Ambient Temperature	-40	_	+85	°C	

**Table 4: Power Specifications** 

Sym	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions
VDD	Supply Voltage	3.0	_	3.6	V	
VPOR	VDD Start Voltage to ensure internal power-on reset (POR) signal	_		Vss	V	
Svdd	VDD Rise Rate <sup>(2)</sup> to ensure internal power-on reset (POR) signal	0.03	_	_	V/ms	0–3.0V in 0.1s
AVDD	Analog Supply Voltage	Greater of VDD – 0.3 or 3.0	_	Lesser of VDD + 0.3 or 3.6	V	
AVss	Analog Ground Reference	Vss - 0.3	_	Vss + 0.3	V	
VBOR	Brown-out Reset Voltage <sup>(3)</sup> on VDD transition high-to-low	2.40		2.55	٧	
IDD	Operating Current <sup>(4)</sup>	_	68	82 <sup>(5)</sup>	mA	

Sym	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions
IPD	Average Sleep Current <sup>(4,6)</sup>	_	98	210 <sup>(5)</sup>	μA	TA = +25°C
		_	300(5)	710 <sup>(5)</sup>	μA	TA = +85°C
	External Filter Capacitor <sup>(7)</sup> connected to VCAP pin	4.7	10	_	μF	ESR < 5 Ω

- **Note** 1. Data in Typ column is at 3.3V, 25°C, unless otherwise stated.
  - 2. This spec must be met in order to ensure that a correct internal power-on reset (POR) occurs. It is easily achieved using most common types of supplies, but may be violated if a supply with slowly varying voltage is used, as may be obtained through direct connection to solar cells or some charge pump circuits.
  - 3. This parameter is for design guidance only and is not tested in manufacturing.
  - 4. STN1110 device current only. Does not include any load currents.
  - 5. Values are characterized, but not tested.
  - 6. All wakeup triggers are on and wakeup trigger inputs are in their inactive states.
  - 7. Typical VCAP voltage = 2.5V when VDD ≥ VDDMIN.

### **Table 5: Input Pin DC Specifications**

Sym	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions
VIL	Input Low Voltage					
	MS_CAN_RX pin	Vss	_	0.3 VDD	V	
	all other inputs	Vss	_	0.2 VDD	V	
VIH	Input High Voltage					
	non-5V tolerant pins <sup>(2)</sup>	0.7 Vdd		VDD	V	
	5V tolerant pins <sup>(2)</sup>	0.7 Vdd	_	5.5	V	
VIN	ANALOG_IN Input Voltage	AVss	_	AVDD	V	
RIN	Recommended ANALOG_IN Voltage Source Impedance	_	_	200	Ω	
IPU	Internal Pull-up Current	50	250	400	μA	VDD = 3.3V, VPIN = VSS
licl	Input Low Injection Current	0	_	-5 <sup>(4,7)</sup>	mA	All pins, except VDD, VSS, AVDD, AVSS, RESET, VCAP, SLEEP, ISO_RX and ISO_R_TX
lich	Input High Injection Current	0	_	+5 <sup>(5,6,7)</sup>	mA	All pins, except VDD, VSS, AVDD, AVSS, RESET, VCAP, SLEEP, ISO_RX, ISO_K_TX, and 5V tolerant designated pins
ΣΙΙCΤ	Total Input Injection Current sum of all I/O and control pins	0	_	20 <sup>(8)</sup>	mA	Absolute instantaneous sum of all ± input injection currents from all I/O pins ( IICL  +  IICH ) ≤ ∑IICT

### **Note** 1. Data in Typ column is at 3.3V, 25°C, unless otherwise stated.

- 2. See section 4.0 "Pinout" for the list of 5V tolerant pins.
- 3. Negative current is defined as current sourced by the pin.
- **4.** VIL source < (VSS 0.3). Characterized, but not tested.
- $\textbf{5.} \quad \text{Non-5V tolerant pins: VIH source} > \text{(VDD + 0.3), 5V tolerant pins: VIH source} > 5.5\text{V. Characterized, but not tested.}$
- **6.** 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.

- 7. Injection currents > 0 can affect the ADC results by approximately 4-6 counts.
- 8. Any number and/or combination of inputs listed under IICL or IICH conditions are permitted, provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins does not exceed the specified limit. Characterized, but not tested.

**Table 6: Output Pin DC Specifications** 

Sym	Characteristic	Min	Тур	Max	Units	Conditions
Vol	Output Low Voltage <sup>(1)</sup>					
	2x Sink Driver Pins <sup>(2)</sup>	_	_	0.4	V	$IOL \le 3 \text{ mA}, VDD = 3.3V$
	4x Sink Driver Pins <sup>(2)</sup>	_	_	0.4	V	$IOL \le 6 \text{ mA}, VDD = 3.3V$
Vон	Output High Voltage <sup>(1)</sup>					
	2x Source Driver Pins <sup>(2)</sup>	2.4	_	_	V	IOH ≥ -3 mA, VDD = 3.3V
	4x Source Driver Pins <sup>(2)</sup>	2.4	_	_	V	IOH ≥ -6 mA, VDD = 3.3V
Vo <sub>H</sub> 1	Output High Voltage <sup>(1)</sup>					
	2x Source Driver Pins <sup>(2)</sup>	1.5	_	_	V	IOH ≥ -6 mA, VDD = 3.3V
		2.0	_	_	V	IOH ≥ -5 mA, VDD = 3.3V
		3.0	_		V	IOH ≥ -2 mA, VDD = 3.3V
	4x Source Driver Pins <sup>(2)</sup>	1.5			V	IOH ≥ -12 mA, VDD = 3.3V
		2.0	_	_	V	IOH ≥ -11 mA, VDD = 3.3V
		3.0	_	_	V	IOH ≥ -3 mA, VDD = 3.3V

Note 1. Parameters are characterized, but not tested.

2. See section 4.1 "Pinout Summary" for the output driver current rating designations.

Table 7: I/O Pin Timing Requirements

Sym	Characteristic	Min	Тур	Max	Units	Conditions
TRST	RESET Pulse Width (low)	2	_	_	μs	
Tuwm	Minimum UART Rx Pulse Width	_	20	_	ns	user setting < 15
	required for wakeup (user settable)	15	_	65,534	μs	user setting ≥ 15
	Minimum SLEEP Input Time		15		μs	user setting = 0
	to stay high before wakeup (user settable)	1	_	65,534	ms	user setting > 0
TUBR	UART Baud Rate	38 <sup>(1)</sup>	9600(2)	10M <sup>(1)</sup>	bps	

Note 1. Theoretical baud rate. Actual baud rate is application dependent and may be limited by driver hardware.


2. Default factory setting

## 8.0 Packaging Diagrams and Parameters

## 8.1 SPDIP (SP) Package

### 28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging.



	Units			
Dimensi	ion Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		.100 BSC	
Top to Seating Plane	Α		_	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	_	_
Shoulder to Shoulder Width	Е	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eВ	_	_	.430

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

## 8.2 SOIC 300mil (SO) Package

## 28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging.



	Units	MILLIMETERS				
	Dimension Limits	MIN	NOM	MAX		
Number of Pins	N		28			
Pitch	е		1.27 BSC			
Overall Height	A	_	_	2.65		
Molded Package Thickness	A2	2.05	_	_		
Standoff §	A1	0.10	_	0.30		
Overall Width	E		10.30 BSC			
Molded Package Width	E1		7.50 BSC			
Overall Length	D		17.90 BSC			
Chamfer (optional)	h	0.25	_	0.75		
Foot Length	L	0.40	_	1.27		
Footprint	L1		1.40 REF			
Foot Angle Top	φ	0°	_	8°		
Lead Thickness	С	0.18	0.18 — 0.33			
Lead Width	b	0.31	_	0.51		
Mold Draft Angle Top	α	5°	_	15°		
Mold Draft Angle Bottom	β	5°		15°		

#### Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052B

## 8.3 SOIC 300mil (SO) Land Pattern

## 28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging.



**RECOMMENDED LAND PATTERN** 

	Units	MILLIMETERS		
Dime	ension Limits	MIN	NOM	MAX
Contact Pitch	E		1.27 BSC	
Contact Pad Spacing	С		9.40	
Contact Pad Width (x28)	Х			0.60
Contact Pad Length (x28)	Y			2.00
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.40		

### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2052A

## 8.4 QFN-S (MM) Package

## 28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging.



Units		MILLIMETERS		
Dimensi	on Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		0.65 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	Е		6.00 BSC	
Exposed Pad Width	E2	3.65	3.70	4.70
Overall Length	D		6.00 BSC	
Exposed Pad Length	D2	3.65	3.70	4.70
Contact Width	b	0.23	0.38	0.43
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	_	

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-124B

## 8.5 QFN-S (MM) Land Pattern

## 28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging.



### **RECOMMENDED LAND PATTERN**

	Units		MILLIMETERS	
Din	nension Limits	MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			4.70
Optional Center Pad Length	T2			4.70
Contact Pad Spacing	C1		6.00	
Contact Pad Spacing	C2		6.00	
Contact Pad Width (x28)	X1			0.40
Contact Pad Length (x28)	Y1			0.85
Distance Between Pads	G	0.25		

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2124

## 9.0 Ordering Information

TA	Package		Part Number	SKU
	SPDIP (SP)	Tube	STN1110-I/SP	365101
-40°C to +85°C	SOIC (SO)	Tube	STN1110-I/SO	365111
	QFN-S (MM)	Tube	STN1110-I/MM	365121

## **Appendix A: Revision History**

### Revision A (October 22, 2010)

Initial release of this document.

### **Revision B (July 13, 2012)**

Revised the "Overview", "Feature Highlights", and "Typical Applications" sections. Added current capability ratings to the "Pinout Summary" table and relevant pin descriptions. Changed recommended connections for unused pins. Deleted last sentence of NVM Reset Input description (RST\_NVM needs a pullup whether an LED is connected or not). Added "Recommended ANALOG\_IN Voltage Source Impedance" (RIN) specification to "Input Pin Specifications" table. Updated schematics, and added short descriptions to the "Recommended Minimum Connection" and "Typical Configuration" sections. Minor typographical and formatting changes.

### **Revision C (February 6, 2018)**

This revision includes minor typographical and formatting changes throughout the datasheet text. Other changes are listed in the table below.

Section	Description of changes
1.0 "Overview"	Updated FRPM name
4.0 "Pinout"	Updated GP labels to pinout diagrams
4.1 "Pinout Summary"	Added Note 1 (warning about excessive power cycling) Added GPxx section
4.2 "Detailed Pin Descriptions"	Added GPxx section
5.0 "Guidelines for Getting Started with STN1110"	Reordered the subsections
5.8 "NVM Reset Input"	Added description of the pin operation
5.9 "Power and Sleep Considerations"	New section
6.1 "Recommended Minimum Connection"	New Section
6.2.1 "STN1110 IC"	New Section
6.2.2 "Voltage Sense"	New Section
6.2.3 "LEDs"	New Section
6.2.4 "OBD Port Connector and ESD protection"	New Section
6.2.5 "Overvoltage Protection Circuit"	New Section
6.2.6 "Power Supplies"	New Section
6.2.7 "Switched Power Control"	New Section
6.2.8 "ISO 9141/ISO 14230 Transceiver"	New Section
6.2.9 "High-Speed CAN Transceiver"	New Section
6.2.10 "Alternative (MCP2551) HS-CAN Transceiver"	New Section
6.2.11 "SAE J1850 Transceiver"	New Section

## Revision D (February 28, 2018)

6.2.11 "SAE J1850 Transceiver"	Correct BUS- with active high, changed to pull-down
6.2.8 "ISO 9141/ISO 14230 Transceiver"	Updated ISO schematic with separate pull ups
4.0 "Pinout"	Updated J1850 BUS- on IC
6.1 "Recommended Minimum Connection"	Updated J1850 BUS- on IC
6.2.1 "STN1110 IC"	Updated J1850 BUS- on IC
6.2.9 "High-Speed CAN Transceiver"	Changed standby pin configuration

## Revision E (November 6, 2018)

Throughout Datasheet	Updated all instances of PWR_SAVE to PWR_CTRL
	for consistency
6.2.10 "Alternative (MCP2551) HS-CAN	Updated Alternate HS CAN TX pull-up to 1.5k
Transceiver"	
6.2.9 "High-Speed CAN Transceiver"	Updated part names on HS CAN
6.2.11 "SAE J1850 Transceiver"	Updated V_J1850 pull up to 1.5k
6.2.11 "SAE J1850 Transceiver"	Updated part names on J1850
7.2 "Electrical Characteristics"	Add Buad Rates to Table 7: I/O Pin Timing
	Requirements

## **Appendix B: Contact Information**

OBD Solutions LLC 11048 N 23rd Ave Ste 101 Phoenix, AZ 85029 United States

Phone: +1 623.582.2366

Email: sales@obdsol.com

Web: www.obdsol.com