

3. Mikroarhitektura računalnika ~~ORGANIZACIJA~~

ponedeljek, 02. november 2020 17:29

3.1 Sinhronska digitalna vezja

3.2 MiMo - model CPE

3.2.1 Izvrševanje ukazov

3.2.2 Podatkovna enota

3.2.3 Kontrola enota

3.2.4 Mikro-zbirnik


3.2.5 Zbirnik

3.2.6 Mikroprogramirana vs trdoožičena CPE


3.2.7 MiMo v2 - cevovodna izvedba

3.3 Družina ARM procesorjev

Kombinatorična logična vezja: (LOGIČNA VZETJA)




NPR: SEŠTEVALNIK




Sekvenčna logična vezja:



NPR: FF, REGISTRI, ŠTEVCI, POMNILNIKI




Asinhronska digitalna vezja :

SINHRONSKI
PRESTOP

$$t_{CPE} \geq 3t_p$$

PRILAGODIMO SE
NAJPOČASNEJŠI VESIASINHRONSKISINHRONSKI

$$t_{CPE} \geq \max(t_{p1}, t_{p2}, \dots)$$




- + HITROST
- + POVRATA
- KOMPLEKSNOT (RAZL. ZAKAZANIE)

PRIMER:MIPS 3000

ASINHRONSKA PREDVA
+ 4x HITREJ

ARM → AMULET
(ASINHRONSKI "ARM")

PREDIKZD:



MAXCED


3.1 Sinhronska digitalna vezja

ponedeljek, 02. november 2020 17:34

3.1.1. VRED SIGNALA

čas osnova od:

- hitrost vezje
- št. vezje
- zavasnice v povezavah



3.1.2 SPREMINJA STANJA

① t_S ... "SETUP" (VZPOSTAVITVENI ČAS)

② t_H ... "HOLD" (DRŽALNI ČAS)





Figure 1.27: Vzpostavljivni (t_S) in držalni čas (t_H).



$$t_{CPE} \geq t_{ZAK} + t_{KOMB} + t_{VZPO}$$

3.2 MiMo - model CPE

ponedeljek, 02. november 2020 17:37

Značilnosti :

- pomnilniška beseda **16-BITNA**
- pomnilniški naslov **16-BITNI**
- dolžina ukazov **16 ali 32 bitov** (2 formata)

- Format 1 : (primer **ADD R1,R2,R3 # R1<-R2+R3**, R1=Dreg, R2=Sreg, R3=Treg)

- Format 2 : (primer **LI R1, 100 # R1<-100**)

FORMAT 1 :

Op.koda	Treg	Sreg	Dreg
7	3	3	3

ZBODNICE: ADD R1, R2, R3
Dreg: Sreg: Treg.

FORMAT 2: (FORMAT 1 + 16bit tak. operand)

Op.koda	Treg	Sreg	Dreg
7	3	3	3

16 bitni tak. operand

LI R1, 100 @ R1<100

- registri:

- 8x 16bitnih splošno namenskih registrov **R0-R7**

- operandi (pomnilniški dostopi) **SAMO 16-BITNI**

- pomnilniško preslikan vhod/izhod

- prekinitive

MiMo temelji na tem viru: <http://minnie.tuhs.org/Programs/UcodeCPU/index.html>

3.2.1 Izvrševanje ukazov


ponedeljak, 02. novembar 2020

17:42

- "FETCH": UVAZNO PREVZETNI CIKLUS
- "EXECUTE": IZVRŠILNI CIKLUS

→ "ELEMENTARNI KORAKI":

- BRANJE UKAZA
- DEKODIRANJE (ANALIZA) UKAZA
- BRANJE OPERANDOV
- ISVEDBA OPERACIJE
- SHRANITEV REZULTATU





ELEMENTARNI KORAKI

1 UKAZ


VSAK KORAK $\equiv \mu\text{-UKAZ} \Leftrightarrow$ STANJE KONTROLNIH SIGNALOV V CPE


3.2.2 Podatkovna enota

ponedeljek, 02. november 2020 17:42




MUX-MULTIPLEXER







DEMUX - DEMULTIPLEXER




TUNNELI (POVEZVANE)



SPLITTER / DELINK



MiMo - Microprogrammed CPU Model v0.5 OR



ALUOP: VLISTA OPERACIJE (+, -, *, -)

OP2SEL: DOLZINA 2. OPERAND

\downarrow

add Rd, Rs, Rt (0)


Rd \leftarrow Rs + Rt

ALUOP = \emptyset ("+")
OP2SEL = \emptyset (2Op = R_T)

PC \leftarrow PC + 1


jnez Rs, immmed (40)
if Rs != 0, PC \leftarrow immmed else PC \leftarrow PC + 2

ALE: R_S - \emptyset
ALUOP = 1 ("-")
OP2SEL = 2 (" \emptyset ")



Registri


ponedeljak, 02. novembar 2020 17:46



add Rd,Rs,Rt (0)
REGSRC = 2 ('ALUOUT')
DWRITE = 1
VPIS: ALUOUT \rightarrow Rd


move Rd,Rs (70)
REGSRC = 3 (Rs)
DWRITE = 1
VPIS: Rs \rightarrow Rd

li Rd,imm (63)
REGSRC = 0 (DATA BUS)
DWRITE = 1
VPIS: DATA BUS \rightarrow Rd
(11MM-OP)



PC - programski števec

ponedeljek, 02. november 2020 17:49




VHODI:


- PC+1
- IMMED (ABS. SKOK)
- PC+IMMED (REL. SKOK)
- SREG ("NDOV PC, LR")

PC=PC+1
PC SEL = 0 (PC+1)
PC LOAD = 1

ABS. SKOK
PC SEL = 1 (imm)
PC LOAD = 1


REL. SKOK
PC SEL = 2 (PC+imm)
PC LOAD = 1





IR - ukazni register

ponedeljek, 02. november 2020 17:50



sub Rd,Rs,Rt (1)

Rd <- Rs - Rt

PC <- PC + 1

add Rd,Rs,Rt (0)

Rd <- Rs + Rt


PC <- PC + 1

SUB R3,R2,R1


Op.koda	Treg	Sreg	Dreg
7	3	3	3

FETCH (BRANJE UKAZA):

IRLOAD=1
(ADDRSEL = PC)




IR Logic



IM - Takojšnji register

ponedeljek, 02. november 2020 17:51



jnez R1, loop

jnez Rs,immed (40)

if Rs != 0, PC <- immed else PC <- PC + 2

BRANJE TAK. OP.:

IMLOAD = 1

li Rd,immed (63)

Rd <- immed

PC <- PC + 2


IMLOAD = 0
(DUDITE = 1)



? VPISIMO DIREKTNO
V REGISTER RD

Format 2 : (primer LI R1, 100 # R1<-100)

Op.koda	Treg	Sreg	Dreg
7	3	3	3
16 bitni tak. operand			
16			

ImmReg





sw Rd,immed (65)

M[immed] <- Rd

PC <- PC + 2

DATA WRITE = 1


DATA SEL = 1 (Rd)

(ADDRESS SEL = "IMMED")


BRANCH IS DATA

DATA WRITE = 0

(N/A SEL 0)



addrsel: 0..PC 1..IMM 2..ALU 3..Sreg



ADDSEL

IMMED (1)

sw Rd,imm (65)

$M[\underline{\text{immmed}}] \leftarrow \text{Rd}$

$\text{PC} \leftarrow \text{PC} + 2$

ALUOUT (2)

lw Rd,Rs,imm (66)

$\text{Rd} \leftarrow M[\text{Rs+immmed}]$

ALE

$\text{PC} \leftarrow \text{PC} + 2$


11

lwri Rd,Rs,Rt (73)

$\text{Rd} \leftarrow M[\text{Rs+Rt}]$


ALE

$\text{PC} \leftarrow \text{PC} + 1$



RAM pomnilnik

ponedeljek, 02. november 2020 17:54



NEODPOLNO

NASLOVNO DEKODIRANJE



NASLOVI:

16384 - 32767


32768 - 49151

49152 - 65535

zbirni signali		
RAM	FB.LED	TTY
1	0	0
0	1	0
0	0	1

||||| Izbira čipa (CS)

- Kako priključimo dve (ali več) naprav na vodilo?
 - Naenkrat mora biti izbran samo en čip (ali nobeden)
 - Za izbiro uporabimo naslednje signale:
 - R/W*, Naslov(A_0 - A_{15})
 - Uporabni so biti, ki niso povezani na naslovne signale naprav (A_{15} - A_{13})
 - CSA* in CSB* sta torej funkciji A_{15} - A_{13}




FB - FrameBuffer


16 BASED PO 16 BITOV

ponedeljek, 02. november 2020 17:55

Frame Buffer LED 16x16


ZASLON






Debug enota

ponedeljek, 24. oktober 2022 17:49




Debug Unit



3.2.3 Kontrola enota

ponedeljek, 02. november 2020 17:57



Quick tips:

Use `ctrl+t` to manually toggle global clock signal
Use Simulate->Ticks Enabled for automatic clock signal

```

1: pload=1 psel=pc, opcode_jump # PC=PC+1, jump to 2+OPC
2:aluop=add op2sel=treg dwrite=1 regsrc=aluout, goto fetch # ALU operations on Rd,Rs,Rt
2a [42]:addrsel=pc imload=1 # JNEZ Rs,immed
41 [65]:addrsel=pc dwrite=1 regsrc=datibus # Load immediate Rd, immed
43 [67]:addrsel=pc imload=1 # Store Rd into address from immed
82 [130]:aluop=sub op2sel=const0, if z then pcincr else jump
84 [132]: pcincr: pload=1 psel=pc, goto fetch
85 [133]: jump: pload=1 psel=immed, goto fetch

```

KE : SKRBI ZA IZVEDBO UVACOV

VSATI UVACI SE IZVODE PO VSEH ELEKTRONIČNIH KODAKIH

ELEKTRONIČNI KODAK = 1 μ-UVACI

DOLOCILO!

- STANJE KONTROL. SIGNALOV
- NASELDNI μ-UVACI


00:00002000 0101 # fetch:addrsel=pc irload=1
01:00008000 0202 # pload=1 psel=pc, opcode_jump
02: 00011000 0000 # 0: aluop=add op2sel=treg dwrite=1 regsrc=aluout, goto fetch
2a: 00004000 8282 # 40: addrsel=pc imload=1
41: 00001000 8484 # 63: addrsel=pc dwrite=1 regsrc=datibus, goto pcincr
43: 00004000 8383 # 65: addrsel=pc imload=1
82: 00004002 18485 # aluop=sub op2sel=const0, if z then pcincr else jump
83: 001000 00 8484 # addrsel=immed datawrite=1 datasel=dreg, goto pcincr
84: 00000080 0000 # pcincr: pload=1 psel=pc, goto fetch
85: 000000a0 0000 # jump: pload=1 psel=immed, goto fetch

2 SLOWNJA UVACZA
ZA VSE STVETNE UVACZE

add Rd,Rs,Rt (0)
Rd < Rs + Rt
3 μ-UVACI
PC < PC + 1

jnez Rs,immed (40)
if Rs != 0, PC <- immed else PC <- PC + 2


5 μ-UVACI



CESTAVA KE:

μ -PC

Določa naslov učvaza za izvedbo



• 2 ROM POMNILNIKA

32BITNI "CONTROL" ROM

Ljubljene stanje kontrolnih signalov

swrite	datasel	indexsel	cond	regsrc	imload	irload	dwrite	pcload	pcsel	addrsel	datawrite	op2sel	aluop
0	0	0	0	0	0	0	0	0	0	0	0	0	0000


16BITNI "DECISION" ROM

Določa naslov naslednjega učvaza

PRIMER: $(\frac{T}{5}, F)$ - BREZPOG. SLOV

$(5, 4)$... TRUE: μ -PC = 5

FALSE: μ -PC = 4



PRIMERI DELOVANJA KE:

① "OPCODE JUMP"

Lskoč na naslov "2+OP.400#"

μ -PC = 1:


• INDEX SEL = 1

• DECISION ROM (2,2)

② POMEMBO DOLČANJE NAKLJUČN. UČVAZA

PRIMER: μ -PC = 0x82

IF [2] THEN PCINC 0x84
ELSE JUMP 0x85




OBRAĐENI KONCEPT
ZA OPIS LE

RAZVODNA IZVEDBA UKAZOV

OSNOVA ZA OPTIMIZACIJU

- ŠT. STAVS \Leftrightarrow ŠT. μ-UKAZOV



CEVOVODNA IZVEDBA:

LPOENDENJE ZA VSE UKAZE


ELEMENTARNI KODAKI \rightarrow STOPNI JE

. Mikroukaz : (63: $\text{addrsel=pc dwrite=1 regsrc=databus goto pcincr}$)

Op.koda	kontrolni signali	naslednji mikroukaz
---------	-------------------	---------------------


- PRAZNO
- GOTO OZNAKA
- IF POGOJ THEN
 - ELSE OZNAKA1
 - OZNAKA2
- IF POGOJ THEN
 - (ELSE $\text{OPC}+1$) OZNAKA
 - NA NASELOVU
 - "OP.KODA + 2"
- OPCODE - JUMP

kontrol. signal	opisna vrednost	enota
aluop	add, sub, mul, div, rem, and, or, xor, nand, nor, not, lsl, lsr, asr, rol, ror	ALE
op2sel	treg, immed, const0, const1	ALE
addrsel	pc, immed, aluout, sreg	nast. vodilo
pcsel	pc, immed, pcimmed, sreg	PC
regsrc	databus, immed, aluout, sreg	registri
cond	z, norz, n, c	kontrol. enota



RAZPORED UDKAZOV V ROM PORNILNICI

Naslov	Vsebina
0	FBTCH
1	PC<-PC+1, OPCODE - JUMP
2-129	OP.C. 0 : PRED POSTAVI μ-UDKAZ 1 : ZA VSAK STROŠNI UDKAZ (128)
130+ 0x82+	VSI OSTALI μ-UDKAZI




MICRO_ASSEMBLER.EXE


CODE.DF

.PL

→ UCONTROL.ROM
→ UDECISION.ROM

D:\OneDrive - Univerza v Ljubljani\Delovni\Služba\Predavanja\Pop_03_Mikroarhitektura_CPE\VM\micro_assembler.exe v2. (11/2023)
00: 00002000 # fetch: addrsel=pc irload=1
01: 00000000 0302 # 0: pcload=1 pcsel=pc, oPCODE_jump
02: 00011000 0000 # 0: aluop=add op2sel=treg dwrite=1 regsrc=aluout, goto fetch
2a: 00001000 8282 # 40: addrsel=pc imload=1
41: 00001000 8484 # 63: addrsel=pc dwrite=1 regsrc=databus, goto pcincr
44: 00000000 0000 # 65: aluop=sub op2sel=const0, if z then pcincr else jump
82: 00000021 8485 # 67: addrsel=pc imload=1, goto [131]
83: 00100000 8484 # 130: aluop=sub op2sel=const1, if z then pcincr else jump
84: 00000000 0000 # pcincr: pcload=1 pcsel=pc, goto fetch
85: 00000000 0000 # jump: pcload=1 pcsel=immed, goto fetch





datoteka basic_microcode.def

```

fetch: addrsel=pc irload=1          # Address=PC, Load IR register
      pcload=1 pcsel=pc opcode_jump  # PC=PC+1, jump to 2+OPC

# ALU operation '+' on Rd,Rs,Rt
0:   aluop=add op2sel=treg dwrite=1 regsrc=aluout, goto fetch

# JNEZ Rs.immed
40:  addrsel=pc imload=1           # 0: aluop=sub op2sel=const0, if z then pcincr else jump
    aluop=sub op2sel=const0, if z then pcincr else jump

# li Rd,Immmed
63:  addrsel=pc dwrite=1 regsrc=databus, goto pcincr

# Rd->M[immmed]
65:  addrsel=pc imload=1           # 65: addrsel=immmed datawrite=1 dataset=dreg, goto pcincr
    addrsel=immmed datawrite=1 dataset=dreg, goto pcincr


pcincr: pcload=1 pcsel=pc, goto fetch
jump:  pcload=1 pcsel=immmed, goto fetch

```

se prevede v

	indexsel, pcload
00: 00002000 0101	# fetch: addrsel=pc irload=1
01: 00080800 0202	# pcload=1 pcsel=pc opcode_jump
02: 00011000 0000	# 0: aluop=add op2sel=treg dwrite=1 regsrc=aluout,
2a: 00004000 8282	# 40: addrsel=pc imload=1
41: 00001000 8484	# 63: addrsel=pc dwrite=1 regsrc=databus,
43: 00004000 8383	addrsel=pc imload=1
82: 00040021 8485	# 82: aluop=sub op2sel=const0,
83: 00100000 8484	addrsel=immmed datawrite=1 dataset=dreg,
84: 00000800 0000	# pcincr: pcload=1 pcsel=pc,
85: 00000a00 0000	# jump: pcload=1 pcsel=immmed,

goto fetch
 (goto 82)
 goto pcincr
 (goto 83)
 if z then pcincr else jump
 goto pcincr
 goto fetch
 goto fetch



VSCODE u-ass plugin
 Orodje za lažje mikroprogramiranje
 (Amadej Miličev)

3.2.5 Zbirnik


ponedeljek, 09. novembar 2020 22:01

■ Primer (testni):


```

main: li r0, 0           # r0 is the running sum
      li r1, 100          # r1 is the counter
      li r2, -1           # Used to decrement r1
loop: add r0, r0, r1     # r0= r0 + r1
      add r1, r1, r2     # r1--
      jnez r1, loop       # loop if r1 != 0
      sw r0, 256          # Save the result
inf:  jnez r2, inf        # loop if r1 != 0 -> loop forever
    
```

PROGRAM



FORMAT 1



FORMAT 2

ASSEMBLER.EXE
.PL

IME.S

IME.RAM

Zbirnik – primeri ukazov

list_of_instructions.txt (distribucija) :

rdeče: trenutno že implementirani ukazi v modelu MiMo.

- add Rd,Rs,Rt (0) $Rd \leftarrow Rs + Rt$, $PC \leftarrow PC + 1$
- sub Rd,Rs,Rt (1) $Rd \leftarrow Rs - Rt$, $PC \leftarrow PC + 1$
- ...
- jeqz Rs,immed (39) if $Rs == 0$, $PC \leftarrow immed$ else $PC \leftarrow PC + 2$
- jnez Rs,immed (40) if $Rs != 0$, $PC \leftarrow immed$ else $PC \leftarrow PC + 2$
- ...
- beq Rs,Rt,immed (46) if $Rs == Rt$, $PC \leftarrow PC + immed$ else $PC \leftarrow PC + 2$
- bne Rs,Rt,immed (47) if $Rs != Rt$, $PC \leftarrow PC + immed$ else $PC \leftarrow PC + 2$
- ...
- li Rd,immed (63) $Rd \leftarrow immed$, $PC \leftarrow PC + 2$
- sw Rd,immed (65) $M[immed] \leftarrow Rd$, $PC \leftarrow PC + 2$
- ...
- lw Rd,immed (64) $Rd \leftarrow M[immed]$, $PC \leftarrow PC + 2$
- lwi Rd,Rs,immed (66) $Rd \leftarrow M[Rs+immed]$, $PC \leftarrow PC + 2$
- swi Rd,Rs,immed (67) $M[Rs+immed] \leftarrow Rd$, $PC \leftarrow PC + 2$

SINTAKSA

OP, KODA

OPS

Enota ?	KE	KE	ALE	AE	IMM	IR	PC	PC	NASL.VOD.	MicroPC
JNEZ Rs, IMMED	INDEXSEL	COND	ALUOP	OP2SEL	IMLOAD	IRLOAD	PCLOAD	PCSEL	ADDRSEL	MicroPC
# Address=PC, Load IR register						1			(0) PC	0
# PC=PC+1, jump to 2+OP	1 (PC+1) JUMP						1	0 (PC+1)		1
# Read Immediate operand -> IMRegister					1				(0) PC	$42 = OPk + 2$
# ALU: Rs-0, if z then pcinc else jump	0 ("Z")	1 (SVE)	2 (CONSTRP)							$130 \xrightarrow{Z=0}$ $131 \xrightarrow{Z=1}$
# Increment PC and goto new command;							1 (PC+1)			132
# Set address to immed and goto new command							1 (IMMED)			133

Diagram annotations:

- Vertical lines connect the first four columns to the fifth column.
- Vertical lines connect the fifth column to the ninth column.
- Vertical lines connect the ninth column to the tenth column.
- Handwritten notes in the cells:
 - Row 1: "1" in the IR cell.
 - Row 2: "1" in the IR cell, "1" in the PC cell, "0" in the PCSEL cell.
 - Row 3: "1" in the IR cell, "0" in the PC cell.
 - Row 4: "0" in the INDEXSEL cell, "1" in the COND cell, "2" in the ALUOP cell.
 - Row 5: "1" in the PC cell, "0" in the PCSEL cell.
 - Row 6: "0" in the INDEXSEL cell, "1" in the COND cell, "2" in the ALUOP cell.
 - Row 7: "1" in the PC cell.
 - Row 8: "1" in the PC cell.
- Handwritten notes below the table:
 - 10: PREDIK ZA NASL. u VKBZ
 - 10: SKOK NA "OPk+2"
 - 10: VPIS V IR
 - 10: VPIS V TAK. REG. (IMM)
 - 10: 2. OPERAND ZA
 - 10: VPIS AL OPERACIJE
 - 20: PREDIK ZA NASL. u VKBZ
 - 20: VPIS V PC
 - 20: VIR UZBRNE PC
 - 20: VIR NASLOVA
- Red curly brace on the right labeled "GOTO FETCH".
- Red arrow pointing from the bottom right towards the "GOTO FETCH" brace.

3.2.6 Mikroprogramirana vs trdoozičena CPE

ponedeljek, 09. november 2020 22:01

Izhodišča:

- Diagram poteka
- Elementarni koraki
- Poenostavitev CPE, ISA


μ -PORGZ, KE

+ FLEKSIBILNOST

TRDOOZIČENI KE




+ HITREJŠA

- KOMPLEKSNEJŠA




Elementarni koraki:
 0.. Branje ukaza > IR
 1.. Format 2: branje operačna
 Formata: 1: nopl
 2.. Vse operacije:
 □ ALE, skok, reg.write,
 R/W from Mem

} FETCH
EXECUTE



irbit7:
0 .. 8-bitni ukaz (1 bajt)
1 .. 16-bitni ukaz (2 bajta)

POGOJI NA SLOVI	
op1 op2	b ₇ b ₆ b ₅ b ₄
10 00	JEQ Rd, immed
10 01	JNE Rd, immed
10 10	JGT Rd, immed
10 11	JLT Rd, immed



b ₇ b ₆ b ₅ b ₄	11 11	JMP immed
---	-------	-----------

Podrobnejši opis - dodatno gradivo:
<http://minnie.tuhs.org/CompArch/Tutes/week03.html>

POGOJI NA SLOVI	
1	0 (PC+1)
irbit7	1 (IPM)
2	




POGOJI NA SLOVI + POGOJI PREZPREDGOJNI

1 - SKOK
0 - SIZED

IT TUTORIAL

PODOŠČWA JE: • V/I ENAVL

• SIGNALS GENERIRANO Z LOG. VEZJ




3.2.7 MiMo novosti

sreda, 25. oktober 2023 13:28

2023/24 – novosti: MiMo v1 v05a


■ Sprememba MiMo v05a:

- vezave zastavic v KE
- mikrozbirnika: micro_assembler.exe v2 (11/2023)




■ Dodatni študentski prispevki:

- Timer/Counter : (avtor: Jakob Jelovčan)



- PIO Krmilnik (po FRI-SMS):




OR – 3 – Predavanja

© 2024, Rozman, FRI



2024/25 – novosti: MiMo v1 v0.5a

■ Dodatni študentski prispevki:



Odlotil sem se dodati RGB zaslon. Ima 6 vhodov.


- 1) Reset – z klíku na rumen gumb resetira zaslon na povsem črno
- 2) Clock – tunel CLK (časovnik)
- 3) Vhodni podatki RGB (prijeđe to je pravi naslov)
- 4) X coordinate – iz vsebine ukaza
- 5) Y coordinate – it. izvedenih ukaza
- 6) Data in S65 RGB (16 bit) – tunel data (navodno vrednost registra)

Ta naprava deluje na istih naslovih kot RAM, sa grafično predstavlja izvajanje ukazov iz RAM-a. Prvi

ukaz začne levo zgoraj u proti desni, drugi ukaz ero vrtico niže itd.

**RGB zaslona
(Gašper Čulk)**

OR – 3 – Predavanja



**MiMo Overflow flag
(Nik Uljarević)**



**RGB zaslon 256x256
(Jan Ljubić)**


85

Realiziral sem števec, ki lahko hkrati šteje (stoparica) in odšteva (časovnik). Nastavi se mu lahko začetna vrednost do 999, če je več avtomatsko nastavi na 999. Odštevanje se začne na naslovih, ki imajo lsb 1, seštevanje pa na naslovih ki imajo lsb 0. Vrednost lahko tudi preberemo.

Testni program je v točki 4.

```
... li r5, 999      # counter value
sw r5, 49153    # start countdown with start value of 999
...
lw r5, 49153    # load value of countdown
...
```

Končen izgled in povezava naprave



**Števec/časovnik
(Klemen Šuštar)**


```
microcode_OR.v1.json | JSON_Generator.py
```

```
1 "commands": [
2   {
3     "command": "aluop",
4     "unit": "ALU",
5     "description": "# Izberi ukaz za ALU\nMožnosti:\nargs": [
6       {
7         "arg": "add",
8         "description": "seštevanje"
9       },
10      {
11        "arg": "sub",
12        "description": "minus"
13      }
14    ]
15  }
16]
```

**VSCode u-ass plugin
(Amadej Milićev) [Github](#)**



2024, Rozman, FRI



**RGB zaslon 32x32
(Marcel Homšák)**


2024/25 – novosti: MiMo v2 (cevovodna različica)

Cevovodne različice MiMo v1 modela:

- mimo_32bit_v3 (osnovna cevovodna izvedba)
- mimo_32bit_v3.1 (v3+zaklenitev)
- mimo_32bit_v3.2 (v3.1+premoščanje)
- mimo_32bit_v3.3 (v3.2+predikcije)

Osnovna distribucija :

- OR:
 - https://github.com/LAPSYLAB/MiMo_Student_Release/tree/main/MiMo_v2_Pipelined_versions
- Diploma:
 - <https://github.com/kiriltofiloski/pipelined-MiMo-CPU>




Izhodiščna dokumentacija (diploma še ni objavljena):

<https://mimo-pipelined.gitbook.io/documentation>

Instruction Code	Arguments	Function
mov	Rd, Rs/Immediate	Rd <- Rs/Immediate
mvn	Rd, Rs/Immediate	Rd <- NOT Rs/Immediate
add	Rd, Rs, Rt/Immediate	Rd <- Rs + Rt/Immediate
sub	Rd, Rs, Rt/Immediate	Rd <- Rs - Rt/Immediate
rsb	Rd, Rs, Rt/Immediate	Rd <- Rt/Immediate - Rs
mul	Rd, Rs, Rt/Immediate	Rd <- Rs * Rt/Immediate
div	Rd, Rs, Rt/Immediate	Rd <- Rs / Rt/Immediate
rem	Rd, Rs, Rt/Immediate	Rd <- Rs % Rt/Immediate
and	Rd, Rs, Rt/Immediate	Rd <- Rs AND Rt/Immediate
orr	Rd, Rs, Rt/Immediate	Rd <- Rs OR Rt/Immediate
eor	Rd, Rs, Rt/Immediate	Rd <- Rs XOR Rt/Immediate
nand	Rd, Rs, Rt/Immediate	Rd <- Rs NAND Rt/Immediate
nor	Rd, Rs, Rt/Immediate	Rd <- Rs NOR Rt/Immediate
bic	Rd, Rs, Rt/Immediate	Rd <- Rs AND NOT(Rt/Immediate)
cmp	Rs, Rt/Immediate	Rs - Rt Set flags
cnn	Rs, Rt/Immediate	Rs + Rt Set flags
tst	Rs, Rt/Immediate	Rs XOR Rt Set flags
teq	Rs, Rt/Immediate	Rs AND Rt Set flags
lsl	Rd, Rs, Rt/Immediate	Rd <- Rs << Rt/Immediate
lsr	Rd, Rs, Rt/Immediate	Rd <- Rs >> Rt/Immediate
asr	Rd, Rs, Rt/Immediate	Rd <- Rs >> Rt/Immediate, Filled bits are sign bit
ror	Rd, Rs, Rt/Immediate	Rd <- Rs ROLL RIGHT Rt/Immediate
rol	Rd, Rs, Rt/Immediate	Rd <- Rs ROLL LEFT Rt/Immediate
j	Immediate/Label	PC <- Immediate/Label
b	Immediate/Label	PC <- PC + Immediate/Label
bl	Label	Jump to subroutine load Link Register with return address
rts	None	Return from subroutine
ldr	Rd, Immediate	Rd <- M[Immediate]
str	Rd, Immediate	M[Immediate] <- Rd
nop	None	No operation (Used to skip cycle and avoid pipeline hazards)

3.3 Družina ARM procesorjev

ponedeljek, 09. november 2020 22:03



CORTEX - A (APPL.)
SPOŠČENI NAMEN

CORTEX - M (MIKROKONTROLER) → VGRASENI SISTEMI

RTOS → FREERTOS
→ ZEPHYR