I declare that this piece of work, which is the basis for recognition of achieving learning outcomes in the Digital Circuits (EDC1) course, was completed on my own.

Sławomir Batruch Student ID: 303827 Date: 23.04.2021


EDC1 – Lab2 report

On this laboratory the task was to design a JK counter that counts with individually given setup for some ab = 00, 01, 10

My setup was: 00: 4 up, 01: 6 down, 10: 5 down.

Theoretical design

First, I did a diagram and state transition tables on paper:




womb Bail	weh	4 UP	, 6 d	auton)	5 down	
Eation Co	at lall	01	10	10		
So 100 Sy 100	00 00 1	000	100			
S2 01 S3 01	0011	910	000			
54 10	0 -	100	000			
TAC						
0,10,10					4	
noton	11011	11.0			11	4.0

From that, I started making JK Karnaugh maps. I've used JK state transition table and then transcoded the values into the K-maps. This is the JK state transition table:

Present	Next	J	K
0	0	0	-
0	1	1	-
1	0	-	1
1	1	-	0


And these are the solved JK K-maps (obtained from transcoding) for the logic circuit:





(note: incorrect simplification has been discarded and is crossed out with red line)

After that, I put the circuit in Xilinx ISE. I got all the needed J0, K0, J1 etc. values. I create a schematic will all necessary connections, devices etc.:



Schematic file was provided in the .zip file sent at the end of laboratory (as well with testbench)

After making the schematic, I did a simple vhdl testbench file. Here is a snippet of the code:

```
SIGNAL q2 : STD_LOGIC;
```

SIGNAL q1 : STD_LOGIC;

SIGNAL q0 : STD_LOGIC;

SIGNAL clk : STD_LOGIC := '0';


SIGNAL b : STD_LOGIC;

SIGNAL a : STD_LOGIC;

[...]

I timed the waits so that the modes when switched don't overlap with previous counting modes (see simulation screenshot).

Here is the obtained simulation from the VHDL testbench file. Note that work (colouring, virtual BUS, radix conversion) has been done to the output waveforms so that the simulation results can be read easier and clear:



From the simulation results, it can be seen that the behaviour shown in the simulation matches with the behaviour defined by the laboratory task. For 00 the counter counts 0,1,2,3 (4 up), for 01: 0,5,4,3,2,1 (6 down), and for 10: 0,4,3,2,1 (5 down). The laboratory was done successfully.