

Author: Sławomir Batruch

Date: 30.04.2021

*I declare that this piece of work that is a basis for the grading of edc1 laboratory 3 task was performed on my own without any help (indirect or direct) from other students.*


Sławomir Batruch; 303827

## EDC1 – Lab3 report

On this laboratory the task was to design a device that would copy a clock pulse in some specified matter. The task given individually was as follows:

*Design the sequential asynchronous detector of any change of the gate signal. The device must copy a full, uncut negative (high-low-high) impulse of the clock to the output if the slope of the gate is encountered at a high state of the clock. Otherwise, if the slope of the gate is encountered at a low state of the clock the change of gate is ignored and nothing is outputted. Gate signal is relatively very slowly changing, comparing to the clock. This means, that both low and high states of the gate last significantly longer than the period of the clock.*

First, I started by drawing a timing diagram (waveform) that would fulfil the task description. Then, I numbered the states present on the waveform. Any compatible states would get later “connected”:



After that on the basis of these waveforms I did a state transition table and reduced the compatible states:

$\frac{Q_2}{Q_1}$	00	01	11	10	$Y$	
0	1	④	-	②	1	4, 8 $\leftarrow$ 4
1	①	6	-	2	1	5, 6 $\leftarrow$ 5
2	-	-	3	②	1	
3	-	4	③	-	1	3, 7 $\leftarrow$ 3
4	-	④	5	-	0	
5	-	6	⑤	7	1	2, 1 $\leftarrow$ 1
6	1	⑥	5	-	1	
7	8	-	-	⑦	1	
8	⑧	-	-	①	0	


  

$\frac{Q_2}{Q_1}$	00	01	11	10	$Y$	
0	1	-	-	②	1	0, 1 $\leftarrow$ 0
1	①	5	3	①	1	
3	4	4	③	③	1	
4	④	④	5	0	①	
5	1	⑤	⑤	3	1	

$\frac{Q_2}{Q_1}$	00	01	11	10	$Y$	
0	①	5	3	②	1	
3	4	4	③	③	1	
4	④	④	5	0	0	
5	0	⑤	⑤	3	1	

And after that, I needed to fix the races that I saw when tailoring the hypercube. I saw the unallowed transitions and fixed them by adding states and using them as a alternate route to some states:





From that I did another state transition table with the fixed races, and then converted it into binary states:

$\begin{matrix} \text{Cyr} \\ S \downarrow \end{matrix}$	00	01	11	10	y
0	0	1	3	0	1
1	-	5	5	0	1
2	0	-	-	6	1
3	4	4	3	0	1
4	4	4	1	1	0
5	2	5	5	2	1
6	-	-	-	3	1



~~CA-3~~

$\begin{matrix} \text{Cyr} \\ S \downarrow \end{matrix}$	00	01	11	10
$S_3 \rightarrow$	000	001	001	000
$S_4 \rightarrow$	001	001	001	011
$S_1 \rightarrow$	011	-	111	111
$S_0 \rightarrow$	010	010	011	000
$S_2 \rightarrow$	110	010	-	-
$S_5 \rightarrow$	111	110	111	111
None	101	-	-	-
$S_6 \rightarrow$	100	-	-	000

From that all that was left from theoretical design was to do transcoding for SR flip flops.  
This screenshot shows that step:

cg					
Q2Q1Q0	00	01	11	10	
000	1	1	0	0	$S_D$
001	1	1	0	0	
011	1	1	0	0	
010	0	1	0	0	
110	0	1	0	0	
111	0	1	0	0	
101	1	1	0	0	
100	1	1	0	0	

$$S_0 = c'g'Q_1' + c'g$$

cg					
Q2Q1Q0	00	01	11	10	
000	0	0	0	0	$R_D$
001	0	0	0	0	
011	0	0	0	0	
010	0	0	0	0	
110	0	0	0	0	
111	0	0	0	0	
101	0	0	0	0	
100	0	0	0	0	

$$R_0 = g'Q_1$$

$Q \rightarrow Q'$	$S$	$R$
0 $\rightarrow$ 0	0	—
0 $\rightarrow$ 1	1	0
1 $\rightarrow$ 0	0	1
1 $\rightarrow$ 1	—	0

cg					
Q2Q1Q0	00	01	11	10	
000	0	0	0	0	$S_1$
001	0	0	0	0	
011	0	0	0	0	
010	0	0	0	0	
110	0	0	0	0	
111	0	0	0	0	
101	0	0	0	0	
100	0	0	0	0	

$$S_1 = cq_0$$

cg					
Q2Q1Q0	00	01	11	10	
000	0	0	0	0	$R_1$
001	0	0	0	0	
011	0	0	0	0	
010	0	0	0	0	
110	0	0	0	0	
111	0	0	0	0	
101	0	0	0	0	
100	0	0	0	0	

$$R_1 = cQ_2Q_1Q_0' + cQ_1Q_0'$$

$$Y = (Q_2'Q_1'Q_0')'$$

cg					
Q2Q1Q0	00	01	11	10	
000	0	0	0	0	$S_2$
001	0	0	0	0	
011	0	0	0	0	
010	0	0	0	0	
110	0	0	0	0	
111	0	0	0	0	
101	0	0	0	0	
100	0	0	0	0	

$$S_2 = gQ_1Q_2$$

cg					
Q2Q1Q0	00	01	11	10	
000	0	0	0	0	$R_2$
001	0	0	0	0	
011	0	0	0	0	
010	0	0	0	0	
110	0	0	0	0	
111	0	0	0	0	
101	0	0	0	0	
100	0	0	0	0	

$$R_2 = Q_1' + c'g'Q_1Q_0'$$



```

-- *** Test Bench - User Defined Section ***

    c <= not c after 10 ns;

tb : PROCESS

BEGIN


    wait for 35 ns;
    g <= '1';
    wait for 50 ns;
    g <= '0';
    wait for 70 ns;
    g <= '1';
    wait for 60 ns;
    g<= '0';
    wait for 50 ns;
    g <= '1';
    wait for 40 ns;
    g <= '0';
    wait for 20 ns;
    g <= '1';
    wait for 30 ns;
    g <= '0';

    WAIT; -- will wait forever

END PROCESS;

```

This VHDL testbench resulted in this simulation output:



## Conclusions:

Unfortunately, it can be seen from the simulation that I did not complete the task. The issues are:

- When the g is changed from high to low and the clock is high, the negative clock pulse should be copied, but isn't.
- There is "synchronisation problem". Q of all SR flip-flops is not reset. This causes that the output Y is 0 until the first positive pulse of the clock appears (Y should be 1 from the start and stay 1 unless negative pulse is copied)

I did not manage to fix the abovementioned issues. I did not find issues with transitions related to the copying of the negative pulse after g pulse ending at positive clock pulse, hence I wasn't able to find the problem causing the issue from the first point. For 2<sup>nd</sup> point, I didn't know how to fix these flip-flops in Xilinx.



