



THE UNIVERSITY OF KANSAS

SCHOOL OF ENGINEERING

DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE

EECS 645 – Computer Architecture

Fall 2016

Final Project (Single-Cycle MIPS)

Student Name:

Student ID:

Final Project

In this project you will be designing the Single-Cycle version of the MIPS processor that supports a subset, 13 instructions, of MIPS ISA by integrating the MIPS components that were covered through all previous homework assignments. The microarchitecture datapath and control path are shown in the following pages. The supported instructions of this version of MIPS are as follows:

- a) 6 Arithmetic/Logical instructions: *add, sub, and, or, slt, addi*
- b) 2 Memory reference: *lw, sw*
- c) 5 Control transfer: *beq, bne, j, jal, jr*

You are required to:


- a) Write the equivalent **VHDL code**, and
- b) Verify the correct operation through Vivado Simulator by comparing your simulation results with those of MARS runs.


Steps:

- 1) Download the file “Final_Project_MIPS_Single_Cycle.zip” from blackboard and extract its contents.
- 2) Launch Vivado and create a new project, for example “vivado_project”, with the default settings.
- 3) Add to the project the VHDL design and simulation source folders;
“\Final_Project_MIPS_Single_Cycle\07_MIPS_Single_Cycle\design_sources” and
“\Final_Project_MIPS_Single_Cycle\07_MIPS_Single_Cycle\simulation_sources” respectively.
- 4) Edit the VHDL files in the folder
“\Final_Project_MIPS_Single_Cycle\07_MIPS_Single_Cycle\design_sources\incomplete\”
according to your design such that it describes the required MIPS microarchitecture.
- 5) Set the simulation time to the proper time, e.g. **100 μ s**, and then launch Vivado Simulator.
- 6) Verify the correctness of your design. You may go back to step 4 to correct your code until your design works properly as required.


Hint:


- Follow MIPS and MARS convention for the memory map as shown in the attached document
 - The code/text segment should start at address 0x00400000, and
 - The data segment should start at address 0x10010000
- You could use the provided assembly test program
“\Final_Project_MIPS_Single_Cycle\07_MIPS_Single_Cycle\testing_options\fibonacci_recursive_pos_&_neg.asm” to verify your design by comparing your simulation results in Vivado with the run results of the same test program in MARS.
 - The proper simulation time for this test program should be set to a value larger than 87 μ s, e.g. **100 μ s**.






The screenshot displays a logic analyzer interface with a dark theme. On the left, a sidebar contains a list of variables under the heading "Data Memory". The first variable is `dm_mem[0:127][31:0]`, which has a value of `00000000,00000000`. Below it, a list of 41 memory locations, each with a 32-bit address range (e.g., `[0][31:0]` to `[40][31:0]`), all showing a value of `0`. The main area of the interface is a large grid representing a timing diagram. The horizontal axis at the top is labeled with time intervals from `0 us` to `90 us` in increments of `10 us`. The vertical axis on the left corresponds to the memory locations listed in the sidebar. The grid itself is a dense array of green horizontal lines, indicating that all the data in the memory locations is zero. At the top right of the grid, there is a yellow status bar displaying `100.000000 us`. The interface includes various icons on the far left for zooming, scrolling, and other analysis functions.







Extended Main Control Unit

Instr. OP	RegDst	ALUSrc	MemToReg	RegWr	MemRd	MemWr	Beq	Bne	ALUOp	J	Jal	Jr
R-type 000000 & /= 001000	1	0	0	1	0	0	0	0	10	0		
jr 000000 & 001000												
lw 100011	0	1	1	1	1	0	0	0	00	0		
sw 101011	0	1	0	0	0	1	0	0	00	0		
beq 000100	0	0	0	0	0	0	1	0	01	0		
bne 000101												
j 000010	0	0	0	0	0	0	0	0	00	1		
jal 000011												
addi 001000	0	1	0	1	0	0	0	0	00	0		



Extended ALU Control


- Assume **2-bit ALUOp** derived from **opcode**
 - Combinational logic derives ALU control

opcode	rs	rt	rd	shamt	funct
31:26	25:21	20:16	15:11	10:6	5:0

opcode	ALUOp	Operation	funct	ALU function	ALU control
lw \equiv 100011	00	load word	XXXXXX	add	0010
sw \equiv 101011	00	store word	XXXXXX	add	0010
addi \equiv 001000	00	add immediate	XXXXXX	add	0010
beq \equiv 000100	01	branch equal	XXXXXX	subtract	0110
bne \equiv 000101	01	branch not equal	XXXXXX	subtract	0110
R-type \equiv 000000	10	add	100000	add	0010
		subtract	100010	subtract	0110
		AND	100100	AND	0000
		OR	100101	OR	0001
		set-on-less-than	101010	set-on-less-than	0111



MIPS Memory Layout/Map



MIPS Memory Layout/Map

$\$sp_0 = 0x7FFF\ FFFC \rightarrow$


$\$sp_0 = 0x7FFF\ EFFC \rightarrow$

MIPS MAP in MARS


$.data \rightarrow 0x1001\ 0000 \rightarrow$

$\$gp \rightarrow 0x1000\ 8000 \rightarrow$
 $0x1000\ 0000 \rightarrow$

$PC_0 = 0x0040\ 0000 \rightarrow$



Mapping Your Data & Program



$Z_{DM} \equiv$ Allocated size of data memory in 32-bit words (locations)

$DM_0 \equiv$ First address of data memory, could be anything, e.g. 0 or **0x1001 0000**

$Z_{program} \equiv$ Allocated size of instruction memory = Size of test program in 32-bit words (instructions)

$IM_0 \equiv$ First address of instruction memory, could be anything, e.g. 0 or **0x0040 0000 = PC_0**



Mapping Your Program

program_assembly.asm		program_assembly_option1.asm		program_assembly_option2.asm	
1	addi	\$t0, \$zero, 5	# Instruction 00		
2	addi	\$t1, \$zero, 7	# Instruction 01		
3	start:	sw	\$t0, 0(\$sp)	# Instruction 02	
4		sw	\$t1, -4(\$sp)	# Instruction 03	
5		lw	\$s0, 0(\$sp)	# Instruction 04	
6		lw	\$s1, -4(\$sp)	# Instruction 05	
7		beq	\$s0, \$s1, Else	# Instruction 06	
8		add	\$s3, \$s0, \$s1	# Instruction 07	
9		j	Exit	# Instruction 08	
10	Else:	sub	\$s3, \$s0, \$s1	# Instruction 09	
11	Exit:	add	\$s0, \$s0, \$s3	# Instruction 10	
12		or	\$s1, \$s1, \$s3	# Instruction 11	
13		addi	\$t0, \$t0, 3	# Instruction 12	
14		addi	\$t1, \$t1, 3	# Instruction 13	
15		addi	\$sp, \$sp, -8	# Instruction 14	
16		j	start	# Instruction 15	



Mapping Your Program - Option 2

program_assembly.asm	program_assembly_option1.asm	program_assembly_option2.asm
1	addi \$t0, \$zero, 5	# Instruction 00 --> Address (00 + x"00400000") = x"00400000"
2	addi \$t1, \$zero, 7	# Instruction 01 --> Address (04 + x"00400000") = x"00400004"
3 start:	sw \$t0, 0(\$sp)	# Instruction 02 --> Address (08 + x"00400000") = x"00400008"
4	sw \$t1, -4(\$sp)	# Instruction 03 --> Address (12 + x"00400000") = x"0040000C"
5	lw \$s0, 0(\$sp)	# Instruction 04 --> Address (16 + x"00400000") = x"00400010"
6	lw \$s1, -4(\$sp)	# Instruction 05 --> Address (20 + x"00400000") = x"00400014"
7	beq \$s0, \$s1, Else	# Instruction 06 --> Address (24 + x"00400000") = x"00400018"
8	add \$s3, \$s0, \$s1	# Instruction 07 --> Address (28 + x"00400000") = x"0040001C"
9	j Exit	# Instruction 08 --> Address (32 + x"00400000") = x"00400020"
10 Else:	sub \$s3, \$s0, \$s1	# Instruction 09 --> Address (36 + x"00400000") = x"00400024"
11 Exit:	add \$s0, \$s0, \$s3	# Instruction 10 --> Address (40 + x"00400000") = x"00400028"
12	or \$s1, \$s1, \$s3	# Instruction 11 --> Address (44 + x"00400000") = x"0040002C"
13	addi \$t0, \$t0, 3	# Instruction 12 --> Address (48 + x"00400000") = x"00400030"
14	addi \$t1, \$t1, 3	# Instruction 13 --> Address (52 + x"00400000") = x"00400034"
15	addi \$sp, \$sp, -8	# Instruction 14 --> Address (56 + x"00400000") = x"00400038"
16	j start	# Instruction 15 --> Address (60 + x"00400000") = x"0040003C"

$$IM_i = IM_0 + 4xI_i$$

$$\rightarrow I_i = (IM_i - IM_0)/4$$

$$IM_0 = PC_0 = 0x0040\ 0000, IM_i = PC_i$$

$$\rightarrow I_i = (PC_i - PC_0)/4$$

$$DM_i = DM_0 + 4xD_i$$

$$\rightarrow D_i = (DM_i - DM_0)/4$$

$$DM_0 = A_0 = 0x1001\ 0000, DM_i = A_i$$

$$\rightarrow D_i = (A_i - A_0)/4$$

$$\$sp_0 = DM_0 + 4x(Z_{DM}-1)$$

$$DM_0 = A_0 = 0x1001\ 0000$$

$$\rightarrow \$sp_0 = A_0 + 4x(Z_{DM}-1)$$



Mapping Your Program - Option 2

```

1 001000000000100000000000000000101
2 001000000000100100000000000000111
3 1010111110101010000000000000000000
4 10101111101010011111111111111100
5 1000111110110000000000000000000000
6 10001111101100011111111111111100
7 000100100001000100000000000000010
8 00000010000100011001100000100000
9 000010 000001000000000000000001010
10 00000010000100011001100000100010
11 00000010000100111000000000100000
12 00000010001100111000100000100101
13 00100001000010000000000000000011
14 00100001001010010000000000000011
15 00100011101111011111111111111000
16 000010 00000100000000000000000010
    
```

Manually-Assembled Program

```

1 001000000000100000000000000000101
2 001000000000100100000000000000111
3 1010111110101010000000000000000000
4 10101111101010011111111111111100
5 1000111110110000000000000000000000
6 10001111101100011111111111111100
7 000100100001000100000000000000010
8 00000010000100011001100000100000
9 000010 000001000000000000000001010
10 00000010000100011001100000100010
11 00000010000100111000000000100000
12 00000010001100111000100000100101
13 00100001000010000000000000000011
14 00100001001010010000000000000011
15 00100011101111011111111111111000
16 000010 00000100000000000000000010
    
```

MARS-Assembled Program

Same

$$IM_i = IM_0 + 4xI_i$$

$$\rightarrow I_i = (IM_i - IM_0)/4$$

$$IM_0 = PC_0 = 0x0040\ 0000, IM_i = PC_i$$

$$\rightarrow I_i = (PC_i - PC_0)/4$$

$$DM_i = DM_0 + 4xD_i$$

$$\rightarrow D_i = (DM_i - DM_0)/4$$

$$DM_0 = A_0 = 0x1001\ 0000, DM_i = A_i$$

$$\rightarrow D_i = (A_i - A_0)/4$$

$$\$sp_0 = DM_0 + 4x(Z_{DM}-1)$$

$$DM_0 = A_0 = 0x1001\ 0000$$

$$\rightarrow \$sp_0 = A_0 + 4x(Z_{DM}-1)$$

