





THE UNIVERSITY OF KANSAS

SCHOOL OF ENGINEERING

DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE

EECS 645 – Computer Architecture
Fall 2016

Final Project (Single-Cycle MIPS)

Student Name: Student ID:

Final Project

In this project you will be designing the Single-Cycle version of the MIPS processor that supports a subset, 13 instructions, of MIPS ISA by integrating the MIPS components that were covered through all previous homework assignments. The microarchitecture datapath and control path are shown in the following pages. The supported instructions of this version of MIPS are as follows:

- a) 6 Arithmetic/Logical instructions: add, sub, and, or, slt, addi
- b) 2 Memory reference: lw, sw
- c) 5 Control transfer: beq, bne, j, jal, jr

You are required to:


- a) Write the equivalent VHDL code, and
- b) Verify the correct operation through Vivado Simulator by comparing your simulation results with those of MARS runs.


Steps:

- 1) Download the file "Final_Project_MIPS_Single_Cycle.zip" from blackboard and extract its contents.
- 2) Launch Vivado and create a new project, for example "vivado_project", with the default settings.
- 3) Add to the project the VHDL design and simulation source folders; "\Final_Project_MIPS_Single_Cycle\07_MIPS_Single_Cycle\design_sources" and "\Final_Project_MIPS_Single_Cycle\07_MIPS_Single_Cycle\simulation_sources" respectively.
- 4) Edit the VHDL files in the folder "\Final_Project_MIPS_Single_Cycle\07_MIPS_Single_Cycle\design_sources\incomplete\" according to your design such that it describes the required MIPS microarchitecture.
- 5) Set the simulation time to the proper time, e.g. 100 µs, and then launch Vivado Simulator.
- 6) Verify the correctness of your design. You may go back to step 4 to correct your code until your design works properly as required.

Hint:

- Follow MIPS and MARS convention for the memory map as shown in the attached document
 - o The code/text segment should start at address 0x00400000, and
 - o The data segment should start at address 0x10010000
- You could use the provided assembly test program "\Final_Project_MIPS_Single_Cycle\07_MIPS_Single_Cycle\testing_options\fibonacci_recursive _pos_&_neg.asm" to verify your design by comparing your simulation results in Vivado with the run results of the same test program in MARS.
 - ο The proper simulation time for this test program should be set to a value larger than 87 μ s, e.g. 100 μ s.





mips single cycle wave.wcfg _ B 2 X Value Name [40][31:0] [41][31:0] [42][31:0] [43][31:0] [44][31:0] [45][31:0] H [46][31:0] [47][31:0] [48][31:0] H [49][31:0] [50][31:0] [51][31:0] **[52]** [31:0] E [53][31:0] **4** [54][31:0] [55][31:0] **[56]** [31:0] **II** [57][31:0] E [58][31:0] E [59][31:0] [60][31:0] H [61][31:0] **[62]** [31:0] H [63][31:0] **H** [64][31:0] H [65][31:0] **[66]** [31:0] **[67]** [31:0] E [68][31:0] H [69][31:0] **[70]** [31:0] **[71]** [31:0] **[72]** [31:0] **[73]** [31:0] **1** [74][31:0] **[75]** [31:0] F [76][31:0] H [77][31:0] H [78][31:0] **[79]** [31:0] E [80][31:0] H [81][31:0] H [82][31:0] F 4

Extended Main Control Unit

Instr. OP	RegDst	ALUSrc	MemToReg	RegWr	MemRd	MemWr	Beq	Bne	ALUOp	J	Jal	Jr
R-type 000000 & /= 001000	1	0	0	1	0	0	0	0	10	0		
jr 000000 & 001000												
lw 100011	0	1	1	1	1	0	0	0	00	0		
SW 101011	0	1	0	0	0	1	0	0	00	0		
beq 000100	0	0	0	0	0	0	1	0	01	0		
bne 000101												
j 000010	0	0	0	0	0	0	0	0	00	1		
jal 000011												
addi 001000	0	1	0	1	0	0	0	0	00	0		



MIPS Microarchitecture

Extended ALU Control

- Assume 2-bit ALUOp derived from opcode
 - Combinational logic derives ALU control

opcode	rs	rt	rd	shamt	funct
31:26	25:21	20:16	15:11	10:6	5:0

opcode	ALUOp	Operation	funct ALU function		ALU control	
lw ≡ 100011	00	load word	XXXXXX	add	0010	
sw ≡ 101011	00	store word	XXXXXX	add	0010	
addi ≡ 001000	00	add immediate	XXXXXX	add	0010	
beq ≡ 000100	01	branch equal	XXXXXX	subtract	0110	
bne ≡ 000101	ne = 000101 01		XXXXXX	subtract	0110	
R-type ≡ 000000	10	add	100000	add	0010	
		subtract	100010	subtract	0110	
		AND	100100	AND	0000	
		OR	100101	OR	0001	
		set-on-less-than	101010	set-on-less-than	0111	



MIPS Memory Layout/Map

 $sp_0 = 0x7FFF FFFC \rightarrow$ Stack Standard MIPS MAP Dynamic data Static data 0x1000 0000 → **Text** $PC_0 \to 0x0040\ 0000 \to$ Reserved



MIPS Memory Layout/Map

 $sp_0 = 0x7FFF FFFC \rightarrow$

 $property sp_0 = 0x7FFF EFFC \rightarrow$

MIPS MAP in MARS

.data \rightarrow 0x1001 0000 \rightarrow

product \$product > 0x1000 8000 > 0x10000 8000 > 0x1000 8000 > 0x1000 8000 > 0x10000 8000 > 0x10000 8000 > 0x1000 8000 > 0x1000 8000 > 0x1000 8000 > 0x1000 8000 > 0x1000

0x1000 0000 →

 $PC_0 = 0x0040\ 0000 \rightarrow$

Stack

Dynamic data


Static data

Text

Reserved



Mapping Your Data & Program



Z_{DM} ≡ Allocated size of data memory in 32-bit words (locations) **DM**₀ ≡ First address of data memory, could be anything, e.g. 0 or **0x1001 0000**

 $Z_{program} \equiv$ Allocated size of instruction memory = Size of test program in 32-bit words (instructions) $IM_0 \equiv$ First address of instruction memory, could be anything, e.g. 0 or $0x0040\ 0000 = PC_0$



Mapping Your Program

pro	gram_as	sembly.as	sm program_	assembly_option1.asm	program_assembly_option2.asm
1		addi	\$t0, \$zero, 5	# Instruction 00	
2		addi	\$tl, \$zero, 7	# Instruction 01	
3	start:	sw	\$t0, 0(\$sp)	# Instruction 02	
4		sw	\$t1, -4(\$sp)	# Instruction 03	
5		lw	\$sO, O(\$sp)	# Instruction 04	
6		lw	\$ s1 , -4(\$ s p)	# Instruction 05	
7		beq	\$s0, \$s1, Els	e # Instruction 06	
8		add	\$s3, \$s0, \$sl	# Instruction 07	
9		j	Exit	# Instruction 08	
10	Else:	sub	\$s3, \$s0, \$s1	# Instruction 09	
11	Exit:	add	\$s0, \$s0, \$s3	# Instruction 10	
12		or	\$sl, \$sl, \$s3	# Instruction 11	
13		addi	\$t0, \$t0, 3		
14		addi	\$t1, \$t1, 3	# Instruction 13	
15		addi	\$sp, \$sp, -8	# Instruction 14	
16		j	start	# Instruction 15	




Mapping Your Program - Option 2

```
program_assembly.asm
                         program assembly option1.asm
                                                       program assembly option2.asm
                    $t0, $zero, 5
                                    # Instruction 00 --> Address (00 + x"00400000") = x"00400000"
 1
            addi
            addi
                                    # Instruction 01 --> Address (04 + x"00400000") = x"00400004"
                    $tl, $zero, 7
                                    # Instruction 02 --> Address (08 + x"00400000") = x"00400008"
    start:
                    $t0, 0($sp)
                                    # Instruction 03 --> Address (12 + x"00400000") = x"0040000C"
                    $t1, -4($sp)
 4
            SW
                                    # Instruction 04 --> Address (16 + x"00400000") = x"00400010"
 5
            lw
                    $sO, O($sp)
                    $s1, -4($sp)
                                    # Instruction 05 --> Address (20 + x"00400000") = x"00400014"
            lw
            beq
                    $s0, $s1, Else
                                    # Instruction 06 --> Address (24 + x"00400000") = x"00400018"
                                    # Instruction 07 --> Address (28 + x"00400000") = x"0040001C"
            add
                    $83, $80, $81
 8
            Ť.
                    Exit
                                    # Instruction 08 --> Address (32 + x"00400000") = x"00400020"
                                    # Instruction 09 --> Address (36 + x"00400000") = x"00400024"
   Else:
                    $83, $80, $81
10
            sub
    Exit:
                    $80, $80, $83
                                    # Instruction 10 --> Address (40 + x"00400000") = x"00400028"
            add
11
                    $s1, $s1, $s3
                                    # Instruction 11 --> Address (44 + x"00400000") = x"0040002C"
12
            or
            addi
                    $t0, $t0, 3
                                    # Instruction 12 --> Address (48 + x"00400000") = x"00400030"
13
                                    # Instruction 13 --> Address (52 + x"00400000") = x"00400034"
            addi
                    $t1, $t1, 3
14
            addi
                    $sp, $sp, -8
                                    # Instruction 14 --> Address (56 + x"00400000") = x"00400038"
15
                                    # Instruction 15 --> Address (60 + x"00400000") = x"0040003C"
16
                    start
```

```
\begin{split} & IM_{i} = IM_{0} + 4xI_{i} \\ & \rightarrow I_{i} = (IM_{i} - IM_{0})/4 \\ & IM_{0} = PC_{0} = 0x0040\ 0000\ ,\ IM_{i} = PC_{i} \\ & \rightarrow I_{i} = (PC_{i} - PC_{0})/4 \end{split}
```

```
\begin{split} & DM_{i} = DM_{0} + 4xD_{i} \\ & \Rightarrow D_{i} = (DM_{i} - DM_{0})/4 \\ & DM_{0} = A_{0} = 0x1001\ 0000\ ,\ DM_{i} = A_{i} \\ & \Rightarrow D_{i} = (A_{i} - A_{0})/4 \end{split}
```






Mapping Your Program - Option 2

```
001000000000100000000000000000101
   0010000000010010000000000000111
   10101111101010011111111111111100
   10001111101100011111111111111100
   00000010000100011001100000100000
         000001000000000000000001010
   00000010000100011001100000100010
11
   00000010000100111000000000100000
12
13
   00000010001100111000100000100101
   0010000100001000000000000000011
14
   00100001001010010000000000000011
15
   001000111011110111111111111111000
   000010
         00000100000000000000000010
```

```
001000000000100000000000000000101
  00100000000010010000000000000111
  101011111010100111111111111111100
  10001111101100011111111111111100
  00000010000100011001100000100000
        0000010000000000000000001010
  00000010000100011001100000100010
  00000010000100111000000000100000
11
  00000010001100111000100000100101
13
  0010000100001000000000000000011
  00100001001010010000000000000011
15
  001000111011110111111111111111000
  000010
```

Manually-Assembled Program



$$IM_i = IM_0 + 4xI_i$$

$$\Rightarrow I_i = (IM_i - IM_0)/4$$

$$IM_0 = PC_0 = 0x0040\ 0000$$
, $IM_i = PC_i$
 $\rightarrow I_i = (PC_i - PC_0)/4$

$$DM_i = DM_0 + 4xD_i$$

$$\Rightarrow D_i = (DM_i - DM_0)/4$$

$$DM_0 = A_0 = 0x1001\ 0000$$
, $DM_i = A_i$
 $\Rightarrow D_i = (A_i - A_0)/4$

$$p_0 = DM_0 + 4x(Z_{DM}-1)$$

$$DM_0 = A_0 = 0x1001 0000$$

 $\Rightarrow $sp_0 = A_0 + 4x(Z_{DM}-1)$

