

## **SAMSUNG ELECTRONICS**







Figure 7-2 Exynos 4412 Clock Generation Circuit (CPU, BUS, DRAM, ISP Clocks)





## SAMSUNG ELECTRONICS






Figure 7-3 Exynos 4412 Clock Generation Circuit (Special Clocks)

**NOTE:** The SCLKuser\_mpll In <u>Figure 7-3</u> means SCLKuser\_mpll\_T.

Caution: In <u>Figure 7-2</u> and <u>Figure 7-3</u>, the MUX's with grey color are glitch-free. For glitch-free clock MUX, ensure that all clock sources are running while changing the clock selection.

For clock dividers, ensure that input clock is running while changing the divider value.