




Electronic Circuits Design

Lecture – 7

- *Digital-to-Analog Converter*

Yeonbae Chung
School of Electronics Engineering
Kyungpook National University

Binary-Weighted Resistor DAC



- ❖ V_4, V_3, V_2, V_1 : binary digital signal
- ❖ $V_4 = \text{MSB}, V_1 = \text{LSB}$

$$V_{O1} = -\frac{R_F}{R} \left(V_4 + \frac{1}{2}V_3 + \frac{1}{4}V_2 + \frac{1}{8}V_1 \right)$$

$$V_{OUT} = \frac{R_2}{R_1} \left(\frac{R_F}{R} \right) \left(V_4 + \frac{1}{2}V_3 + \frac{1}{4}V_2 + \frac{1}{8}V_1 \right)$$




Lab-1: Binary-Weighted Resistor DAC

❖ Simulation Condition

- Op Amp: $\mu A741$
- $R_L = 5\text{ k}\Omega$
- $+V_{CC} = 15\text{ V}$, $-V_{EE} = -15\text{ V}$
- $V_4 = \text{PULSE}(0\text{ }1.8\text{V }1\text{ms }1\text{ns }1\text{ns }1\text{ms }2\text{ms})$
- $V_3 = \text{PULSE}(0\text{ }1.8\text{V }0.5\text{ms }1\text{ns }1\text{ns }0.5\text{ms }1\text{ms})$
- $V_2 = \text{PULSE}(0\text{ }1.8\text{V }0.25\text{ms }1\text{ns }1\text{ns }0.25\text{ms }0.5\text{ms})$
- $V_1 = \text{PULSE}(0\text{ }1.8\text{V }0.125\text{ms }1\text{ns }1\text{ns }0.125\text{ms }0.25\text{ms})$
- Transient analysis 0 to 10 ms

- 1) Design the 4-bit binary-weighted resistor DAC with a bit resolution of 0.3 V, and obtain a plot of V_1 , V_2 , V_3 , V_4 and V_{OUT} versus time.
- 2) Design the 4-bit binary-weighted resistor DAC with the largest bit resolution, and obtain a plot of V_1 , V_2 , V_3 , V_4 and V_{OUT} versus time.
- 3) Make a comment on your design if you need.

R-2R Resistor DAC



- ❖ V4, V3, V2, V1: binary digital signal
- ❖ V4 = MSB, V1 = LSB

- From the superposition's principle and Thevenin's theory;

$$I_F = \frac{V_4}{2R} + \frac{V_3}{4R} + \frac{V_2}{8R} + \frac{V_1}{16R}$$

$$\Rightarrow V_{O1} = -I_F \times R_F = -\frac{R_F}{2R} \left(V_4 + \frac{1}{2}V_3 + \frac{1}{4}V_2 + \frac{1}{8}V_1 \right)$$

$$V_{OUT} = \frac{R_2}{R_1} \left(\frac{R_F}{2R} \right) \left(V_4 + \frac{1}{2}V_3 + \frac{1}{4}V_2 + \frac{1}{8}V_1 \right)$$




Lab-2: R-2R Resistor DAC

❖ Simulation Condition

- Op Amp: $\mu A741$
- $R_L = 5\text{ k}\Omega$, $+V_{CC} = 15\text{ V}$, $-V_{EE} = -15\text{ V}$
- $V_4 = \text{PULSE}(0\text{ } 1.2\text{V } 500\text{us } 1\text{ns } 1\text{ns } 500\text{us } 1000\text{us})$
- $V_3 = \text{PULSE}(0\text{ } 1.2\text{V } 250\text{us } 1\text{ns } 1\text{ns } 250\text{us } 500\text{us})$
- $V_2 = \text{PULSE}(0\text{ } 1.2\text{V } 125\text{us } 1\text{ns } 1\text{ns } 125\text{us } 250\text{us})$
- $V_1 = \text{PULSE}(0\text{ } 1.2\text{V } 62.5\text{us } 1\text{ns } 1\text{ns } 62.5\text{us } 125\text{us})$
- Transient analysis 0 to 5 ms

- 1) Design the 4-bit R-2R resistor DAC with a bit resolution of 0.4 V, and obtain a plot of V_1 , V_2 , V_3 , V_4 and V_{OUT} versus time.
- 2) Change the LSB digital input V_1 to (DC) 0 V, then obtain a plot of V_1 , V_2 , V_3 , V_4 and V_{OUT} versus time. How does the DAC work? Make a comment on your results.
- 3) Change the MSB digital input V_4 to (DC) 0 V, then obtain a plot of V_1 , V_2 , V_3 , V_4 and V_{OUT} versus time. How does the DAC work? Make a comment on your results.

Charge Scaling DAC



- ❖ V4, V3, V2, V1: binary digital signal
- ❖ V4 = MSB, V1 = LSB

- When the NMOS is off ;

$$VO1 = V+ = \frac{V4}{2} + \frac{V3}{4} + \frac{V2}{8} + \frac{V1}{16}$$

$$\Rightarrow VOUT = \left(1 + \frac{R2}{R1}\right) \left(\frac{1}{2}\right) \left(V4 + \frac{1}{2}V3 + \frac{1}{4}V2 + \frac{1}{8}V1\right)$$



Lab-3: Charge Scaling DAC

❖ Simulation Condition

- Op Amp: $\mu A741$
- NMOS: $W/L = 50\mu m/0.18\mu m$
- $R_L = 5\text{ k}\Omega$
- $+V_{CC} = 15\text{ V}$, $-V_{EE} = -15\text{ V}$
- $V_4 = \text{PULSE}(0\ 1.8\text{V}\ 1\text{ms}\ 1\text{ns}\ 1\text{ns}\ 1\text{ms}\ 2\text{ms})$
- $V_3 = \text{PULSE}(0\ 1.8\text{V}\ 0.5\text{ms}\ 1\text{ns}\ 1\text{ns}\ 0.5\text{ms}\ 1\text{ms})$
- $V_2 = \text{PULSE}(0\ 1.8\text{V}\ 0.25\text{ms}\ 1\text{ns}\ 1\text{ns}\ 0.25\text{ms}\ 0.5\text{ms})$
- $V_1 = \text{PULSE}(0\ 1.8\text{V}\ 0.125\text{ms}\ 1\text{ns}\ 1\text{ns}\ 0.125\text{ms}\ 0.25\text{ms})$
- $VRSET = \text{PULSE}(0\ 1.8\text{V}\ 0.02\text{ms}\ 1\text{ns}\ 1\text{ns}\ 0.05\text{ms}\ 2\text{ms})$
- Transient analysis 0 to 10 ms

- 1) Design the 4-bit charge scaling DAC with a bit resolution of 0.5 V, and obtain a plot of V_1 , V_2 , V_3 , V_4 , $VRSET$, VO_1 and V_{OUT} versus time.
- 2) Make a comment on your design if you need.